



CULHAM LIBRARY  
REFERENCE ONLY



UKAEA RESEARCH GROUP

Report

DATA ORGANIZATION FOR 3-DIMENSIONAL  
CALCULATIONS ON THE IBM 360/91  
USING HIGH-SPEED DRUM TRANSFERS

G KUO-PETRAVIC  
M PETRAVIC  
K V ROBERTS

CULHAM LABORATORY  
Abingdon Berkshire  
1973

Available from H. M. Stationery Office



Enquiries about copyright and reproduction should be addressed to the  
Librarian, UKAEA, Culham Laboratory, Abingdon, Berkshire, England

U.D.C.  
681.3.06 : 51  
681.3 : 53



# DATA ORGANIZATION FOR 3-DIMENSIONAL CALCULATIONS ON THE IBM 360/91 USING HIGH -SPEED DRUM TRANSFERS

by

G Kuo-Petravic\*

M Petravic\*

K V Roberts

## A B S T R A C T

Mesh calculations in 3 dimensions require that several Mbytes of fast scratch storage should be available to hold the physical variables that must be updated each timestep. This report discusses the general principles that govern the data organization for such calculations, and describes a subroutine TRANSF which uses the EXCP macro to transfer data between the main store of the IBM 360/91 and two IBM 2301 drums in synchronism with the physical calculation, thus securing efficient CPU utilization. An initialization subroutine SETDRM is also described. Both subroutines can be called from Fortran. The listings have been carefully documented, together with page references to the relevant IBM manuals, and program commentaries and indexes are also provided.

\*Dept of Engineering, University of Oxford

UKAEA Research Group  
Culham Laboratory  
Abingdon, Berks.

September 1973

SBN: 85311 016 6

## CONTENTS LIST

1. Introduction
2. Organization of 3-Dimensional Calculations
3. Optimum Choice of Hardware Configuration and Operating System
4. Technical Characteristics of the IBM 2301 Drum
5. Initialization of Data on Drums
6. Reading and Writing Data using the EXCP Macro
7. Timing Measurements
8. Acknowledgements

### References

Appendix I. The TRINITY MHD Equations

Appendix II. Generalized Data Organization in Fortran

Appendix III. Program Commentary for Subprogram SETDRM

Appendix IV. Program Commentary for Subprogram TRANSF

Appendix V. Listing of Subprogram SETDRM

Appendix VI. Listing of Subprogram TRANSF

Appendix VII. Documentation Conventions

Figure 1. Explicit Leapfrog Difference Scheme

Figure 2. Data Organization

Figure 3. IBM 360/91 Computer Configuration used at Garching

Figure 4. A Machine Configuration for Large Calculations

Figure 5. Control Blocks for Subroutine SETDRM

Figure 6. Control Blocks for Subroutine TRANSF



## 1. Introduction

A necessary requirement for 3-dimensional mesh calculations in hydrodynamics, magnetohydrodynamics (MHD), plasma physics and other fields of classical computational physics is that there should be at least a few Mbytes of scratch storage available to the problem programmer in order to hold the current values of the dependent variables which must be updated at each timestep. A basic 3D MHD program using a mesh of size  $64 \times 64 \times 64$  with 8 dependent variables at each mesh point requires 8 Mbytes of scratch storage. Most large computer systems, however, possess only around 1 Mbyte of main core store available to an individual problem programmer. Therefore most of the data have to reside on some form of fast backing store, and they are transferred to and from the main store as required, usually in a regular cyclic fashion as the scan proceeds across the mesh, in parallel with the main calculation.

This report describes a scheme which has been implemented by the authors for solving 3D MHD problems on the IBM 360/91 installation at the Institut für Plasma Physik at Garching-bei-München, F.R.Germany. Two IBM 2301 drums were available to the problem programmer, each being connected to a separate channel, with a combined nominal data transfer rate of 2.4 Mbytes/second. The full resources of the computer are to be dedicated to this single large calculation whilst it is in progress (i.e. no multiprogramming), so that in order to maintain high CPU efficiency it is necessary to ensure that the two drum transfers and the CPU calculation proceed simultaneously so far as possible. This is achieved by the use of Channel Command programs to control the drums directly, a program being initiated each time it is required by an EXCP (execute channel program) macro which contains the necessary Supervisor Call.

An IBM 360 Assembler Language subprogram was written to control the drum transfers and this is reproduced in Appendices V & VI in slightly modified form, being now divided into two subprograms SETDRM and TRANSF which can be called from Fortran. Numbered section-headings are included together with references to the specific pages of the six IBM manuals (references 1-6) where various points are explained. Appendices III & IV are Program Commentaries which explain the operation of the code, and these include alphanumeric indexes for all the identifiers that are employed. Some changes may have to be made in the coding to use these subprograms with other types of direct access storage device, but it should be fairly clear from



Appendices III to VI and from the references how to do this. It is believed that many of the general principles outlined in this report should also apply to the use of rotating storage devices on other types of computer system. Conversion for the ICL System 4 should be fairly direct.

Care has been taken to make these assembler language subprograms as intelligible as possible. The documentation techniques which have been employed should also be appropriate for other types of software including major systems programs and are therefore briefly examined in Appendix VII.

## 2. Organization of 3-Dimensional Calculations

The 3D MHD calculation TRINITY<sup>[8-11]</sup> typically employs a mesh of size 64x64x64 with 8 variables  $\rho$ ,  $\underline{V}$ ,  $T$ ,  $\underline{B}$  at each mesh point, representing the density, velocity, temperature and magnetic field respectively. If we assume that each variable occupies 4 bytes, the total amount of storage needed to hold the main physical variables is 8 Mbytes, to which must be added that needed for auxiliary variables, instructions and the Supervisor.

The TRINITY calculation uses the explicit leapfrog scheme<sup>[9]</sup>, with alternate points located at even and odd timesteps (Fig.1), and is organized in such a way that the updating of the alternate points in each k-plane is completed before moving on to the next. Let  $O$  denote the plane that is currently being computed, and  $N$  (north) and  $S$  (south) the two planes on either side that are needed for the formation of  $z$ -derivatives. These 3 planes are held in a quadruple core buffer (Fig.2), the fourth section  $M$  (move) being used to transfer the data to and from the drums. The  $FS$  (far south) plane is transferred from  $M$  back to the drums while the first half of  $O$  is computed, and then  $M$  is refilled with the  $FN$  (far north) plane during the computation of the second half. The quadruple buffer is then 'rotated' by  $90^\circ$  by resetting the appropriate indexes and the calculation moves on to the next plane. A similar technique can be used for any explicit 3D calculation that can be expressed in terms of first space derivatives. The main calculation routines of TRINITY are coded in automatically-generated assembler language<sup>[11]</sup>, but Appendix II explains how the required indexing may be done in Fortran. Appendix I contains the MHD equations in Symbolic Algol I<sup>[10]</sup>.

This method of handling the data always employs 4 resident core planes so that the amount of main storage needed is reduced by a factor 16 from



8 Mbytes to  $\frac{1}{2}$  Mbyte, in addition to that required for the instructions and data. The factor is likely to increase as computers grow larger and faster. The accuracy provided by 64 mesh points in each space direction is hardly adequate since only some 16 Fourier modes or less can be described without serious error. Machines now under construction will enable a mesh of size 100x100x100 to be used, thus giving a substantial improvement in accuracy and a reduction factor of 25.

In the case of a 3D particle code we may envisage keeping the single array that holds the charge and potential values<sup>[12]</sup> on a 100x100x100 mesh permanently in main storage, while the 6N coordinates and velocities of the N particles are transferred to and from the backing store as they are needed<sup>[13]</sup>. If we assume that the size of the triple buffer<sup>[13]</sup> is small enough to be neglected and that there are 4 particles on average in each mesh cell, we again find a similar reduction factor of 24 between the total data and that held in-core, although in this case it does not depend directly on the mesh size.

### 3. Optimum Choice of Hardware Configuration and Operating System

Careful planning is required if this type of calculation is to work efficiently. In the case of a second generation, batch-processing system such as the ICL KDF9 or IBM 7090, it was possible to use magnetic tapes as the backing store, and the scheme devised for the GALAXY 2D particle code has previously been published<sup>[13]</sup>. The IBM 360/91 discussed in the present report has a CPU speed which is of order 50 times faster than that of the KDF9, and a first requirement is that the data transfer rates of the channels and of the direct access storage devices (DASD) which are used should increase in proportion. Let

m = number of words of data for each mesh point  
 r = data transfer rate (bytes/second)  
 n = number of instructions used at each point  
 $\tau$  = mean instruction time.

Then

$$r > 16 m/n\tau \quad (3.1)$$

A factor 4 comes from the number of bytes per word, 2 from the fact that only half the points are recomputed at each step, and 2 from the fact that each point must be transferred both in and out.



Fig.3 illustrates the type of configuration that was used at Garching. It is believed that this is likely to be a good arrangement for most large 3D calculations and for most types of computer system. In designing an installation to be used for this type of work a careful distinction should be made between the three classes of DASD equipment A,B,C which are used respectively by user files, by the system, and for scratch data storage. The technical requirements are in fact quite different, and strictly random access is not in fact required for class C since the data transfer takes place according to a methodical pattern, e.g.

```

.....
write plane k-2
read  plane k+2
write plane k-1
read  plane k+3
write plane k
read  plane k+4
.....

```

(3.2)

As CPU speeds increase it may be that this simplification will enable special-purpose DASD equipment to keep up.

The scratch backing storage C available at Garching consists of two IBM 2301 drums with their associated IBM 2820 control units<sup>[3]</sup>, each drum holding 4 Mbytes of data and having a nominal transfer rate of 1.2 Mbytes/second. Two independent channels were used to communicate with the two drums simultaneously, giving a combined rate of 2.4 Mbytes/second which adequately fulfils condition (3.1) for the TRINITY code. Two additional drums and other I/O devices on separate channels were available to meet requirements A and B.

It is noteworthy that many of the facilities which are built into current hardware and software are either irrelevant or an actual embarrassment for this type of calculation. It has already been explained that random access is not strictly necessary. File protection is not needed when an entire device or set of devices is dedicated to a single program. In fact it is really not necessary that data transfers to scratch files on dedicated devices should be made via the Supervisor at all. Although the facility was not used by the EGDON operating system<sup>[14]</sup>, the hardware of the ICL KDF9 did enable specific I/O channels and areas of core store to be allocated<sup>[14]</sup> to an individual program by hardware registers set by the Supervisor, and the



program could then itself control the peripheral devices and transfer data by means of single machine instructions without the use of Supervisor Calls. Moreover the core areas currently allocated to this data were protected from the calculation until the transfer had been completed, and were then automatically unlocked. Similar arrangements might be of great advantage for the large 3D calculations of the future.

It is sometimes argued that paging and multiprogramming facilities make it unnecessary for problem programmers to concern themselves with the details of data transfer, since while this is taking place some other program will gain control of the CPU and no time will be lost. It is not clear that this view is adequately supported by quantitative information-engineering measurements for the type of calculation which is envisaged in this report. Because of the severe requirements on storage which are inevitably made by 3D calculations it seems preferable to run production jobs at night, with a single region of maximum size, a cut-down Supervisor, and multi-access probably switched off. (Under these conditions, 1.5 Mbytes of main core storage were available at Garching to the individual programmer). It is then important that the program should be able to keep the CPU busy by overlapping the calculation with data transfer as described in this report. One might try to use an automatic paging algorithm, but since the exact algorithm is quite straightforward and is known to the writer of the program there seems no good reason to do so, and by careful design it is possible to reach almost 100% utilization.

Three-dimensional numerical solutions of the initial-value problems of classical physics are of interest to scientific disciplines ranging from geophysics to cosmology as well as in technology and environmental studies. It seems worthwhile to adopt a unified approach to such problems, and perhaps to design hardware, software and computer installations specifically to handle them. Attention must then be paid to the need for program modification, compilation, linkage editing and testing as well to the major production runs. It will also often be desirable and economic to monitor such runs dynamically from one or more display consoles, suspending a run as soon as any difficulty is encountered and replacing it by the next job in the queue. Fig.4 illustrates a scheme that could be used for this purpose, in which all the auxiliary duties are carried out by a smaller front-end machine. The bulk storage device D is needed to store the data which defines the 'current state' of each job which is currently suspended and may later be

recontinued. (Evidently this amounts with a 100x100x100 mesh to > 32 Mbytes for TRINITY and > 96 Mbytes for the particle code discussed in §2). Device E preserves an 'historical record' of the programs of each job for subsequent analysis and here again there are extensive data requirements<sup>[13]</sup>.

#### 4. Technical Characteristics of the IBM 2301 Drum

An IBM 2301 drum<sup>[3]</sup> contains 200 usable tracks each capable of storing up to 20430 bytes of data. The rotation period, which also governs the data transfer rate, is 17.5 msec. Optimization dictates that there should be one record (of ~ 20 Kbytes) per track, and that several tracks should be written or read consecutively with no rotational delay between them, otherwise alternate revolutions are likely to be missed and the data transfer rate consequently halved. The Command Chaining facility of the IBM 360 enables this to be achieved provided that all the tracks that are to be chained together lie within the same 'protection domain' or 'cylinder', which on the IBM 2301 consists of eight tracks.

Because part of Track 0, Cylinder 0 is used by the system to hold the volume label [ref.2 p.75] and must therefore be protected from damage by the problem programmer, the Supervisor always issues a Set File Mask command which forbids the chaining of a Write or Seek command across a cylinder boundary [ref.3 p.13]. We found it convenient to fit in with this scheme by using a 60x80x48 space mesh. Only 24 cylinders = 192 tracks are then used, so avoiding Cylinder 0 altogether, and each cylinder holds half of each of two K-planes, the other half being held on the corresponding cylinder of the other drum. Thus four tracks are chained together, lying entirely within a cylinder and starting or ending at a cylinder boundary.

Within each K-plane there are eight records each holding ten rows of the mesh, i.e. 60x10 mesh points = 19.2 Kbytes. The first four records (i.e. the first half plane) reside on Drum 1 and are chained for reading and writing, while the remaining four records reside on Drum 2. Evidently the structure of the hardware and software plays a considerable part in determining the optimum mesh configuration and this will probably often be the case.

#### 5. Initialization of Data on Drums

A subprogram with the standard Fortran-Assembler interface [ref.6 p.92]

SUBROUTINE SETDRM (RW,STASTO,DIM,VAR,TABLE)



is used for writing all the 48 K-planes on the two drums at the beginning of the calculation. This process does not need to be particularly efficient since it is only done once, and data transfers are therefore not overlapped. Table I defines the meaning of the formal parameters.

Table I. Formal Parameters used by SETDRM

Name	Type	Mnemonic	Comments
RW	integer	Read-Write	RW=1 Read records RW=2 Write records
STASTO	integer	Start-stop	STASTO=1 First call: open data sets STASTO=2 Last call : close data sets STASTO=0 Intermediate calls
DIM	integer array, dimension 4	Dimensions	DIM(1)≡KCORE Number of K-planes in core at once DIM(2)≡NREC Number of records in $\frac{1}{2}$ K-plane DIM(3)≡RECLEN Record length in bytes DIM(4)≡TNREC Total number of records in one drum
VAR	Real array	Variables	Holds the core buffer. In the example quoted in the text, its size is 60x80x4x8 full words.
TABLE	integer array dimension 192	Table	Table which holds the relative addresses of the 192 records which have been writ- ten to drum. Each is 4 bytes long

Although it would be possible to declare these parameters as variables in Fortran COMMON, for the sake of generality this has not been done. By setting RW=1 it is possible to use SETDRM to read records. This is a useful facility which allows one to check that the calculation has been initialised correctly. The listing is given in Appendix V and a program commentary in Appendix III.

## 6. Reading and Writing Data using the EXCP Macro

A subprogram with the standard Fortran-Assembler interface

```
SUBROUTINE TRANSF(CHOICE,MESHCR,RECNUM,NN,VAR,TABLE,DIM)
```

is used for reading and writing K-planes using the EXCP macro [ref.4 p.66].

The very first time TRANSF is called it performs two special functions which are later by-passed. These are:

- (a) Open the data sets on drums 1 and 2 for EXCP.
- (b) Convert the relative addresses of records into absolute addresses on drums in the form CCHHR(cylinder-track-block,ref.4 p.101) ready for use by the Channel Command Words (CCW's).

Table II defines the meaning of the formal parameters. Again it is assumed

Table II. Formal Parameters used by TRANSF

Name	Type	Meaning	Comments
CHOICE	Integer	Type of Call	1. Wait for completion of previous read, then read 2. Wait for completion of previous read, then write 3. Wait for completion of previous read 4. Read 5. Write 6. Wait for completion of previous write, then read 7. Wait for completion of previous write, then write 8. Wait for completion of previous write
MESHCR	Integer	Mesh point in core	The first main storage word to be transferred, relative to the base address of VAR; i.e. the origin of the current move area within the buffer
RECNUM	Integer	Record Number	Starting record number on Drum 1 to be transferred.
NN	Integer	Number of Call	NN=1 means first call (see (a) and (b) above)
VAR	Real array	Variables	See Table I
TABLE	Integer array dimension 192	Table	See Table I
DIM	Integer array dimension 4	Dimensions	See Table I



that they are not in COMMON, although some CPU time would be saved if they did not have to be passed and decoded each time the subprogram is called.

Whenever the calculation proceeds onto a new K-plane, TRANSF is called with CHOICE=2. This means that two WAIT macros are first issued to check if the previous Reads on Drums 1 and 2 have been completed. If not, the CPU Waits until their successful completion is indicated in the Event Control Block (ECB). After this, two EXCP macros are issued to Write the first half of a K-plane onto Drum 1, and the second half on Drum 2, simultaneously. When the calculation has reached the half-way mark in the K-plane, TRANSF is called again with CHOICE=6. This now first Waits for the completion of the previous Writes, followed by two EXCP Read macros which will bring in a new K-plane.

The major part of the subprogram is amply documented in Appendixes IV and VI and does not need further comment here. The exception is the channel program, composed of CCW's. Table III exhibits the structure of a CCW, which is a double word divided into 6 fields [ref.5 pp.19,99; ref.3 p.10].

Table III. Structure of a Channel Command Word

Field	Bits	Name	Purpose
1	0-7	Command Code	Operation to be performed
2	8-31	Data address	Base Address in core
3	32-36	Flags	32 Chain Data (CD) 33 Chain Command (CC) 34 Suppress Length Indicator (SLI) 35 Skip 36 Program Control Interruption (PCI)
4	37-39		Must be zero, except for Transfer in Channel (TIC), where ignored.
5	40-47	(Not used)	_____
6	48-63	Count	Number of bytes to be transferred

The order in which the CCW's should appear is very difficult to decipher from the 2820 hardware manual<sup>[3]</sup> and in the present case has been arrived at after a certain amount of trial and error. Reference 3 does however fully explain the meaning of the individual CCW's and should be consulted. The chained channel program for reading is comparatively simple and consists basically of 3 kinds of CCW's :

- 1) CCWR1 CCW X'31', IOBR1 + 35, X'40', X'05"
- 2) CCW X'08', CCWR1, X'00', X'00'
- 3) AR1 CCW X'86', †, X'40', 19200
- 4) BR1 CCW X'86', †, X'40', 19200
- 5) CR1 CCW X'86', †, X'40', 19200
- 6) DR1 CCW X'86', †, X'00', 19200

Statement 1 is a Search ID Equal CCW. This causes a comparison to be made between 5 bytes of data transmitted by the CPU from the core (the address being specified by field 2, in this case IOBR1+35, and the number of bytes by field 6), and the record identifier portion of a count area from the 2301. X'31' is the Command Code for Search ID Equal, while X'40' sets bit 33 to 1 and thus indicates that the CCW's are being chained together in sequence. Control passes to Statement 2 if the comparison is unsuccessful, but skips to Statement 3 when agreement is found.

Statement 2 is a Transfer in Channel (TIC) CCW, as indicated by the Command Code X'08'. This is simply a branching instruction to allow for chaining between CCW's not located in adjacent double words in main core store. In this case it can be read as 'branch to address CCWR1', since the correct record has not been found, i.e. loop back to the previous CCW. However if the correct cylinder, head and record number has been found, then a status modifier bit is sent to the channel by the 2820 and the channel automatically slips over Statement 2 and gives control to Statement 3.

Statements 3-5. These are Read Data CCW with Multi-Track Mode (MTM) : X'06' indicates Read, and X'86' Read with MTM. When MTM is specified and the index point is passed, the track address is automatically updated so that the Read operation can continue on the next track. The position indicated by † has been previously filled with the address in main core where the record is to be placed. The flag field '40' specifies Command Chaining, hence the next CCW is to be chained. The Count Field 6 containing 19200 specifies the number of bytes to be moved; this is set in TRANSF by



the value of RECLEN.

Statement 6. This differs from 3-5 only by having a zero in bit position 33; i.e. no Command Chaining so that the sequence is terminated.

The corresponding channel program for writing records is more complex (Appendices IV and VI). In this case although the Write Data CCW contains X'40' in the flag field, i.e. Command Chaining,

AW1 CCW '05', †, X'40', 19200

it is still necessary to do a Search ID Equal on the next track and to verify its address before writing to the next record. The Command Code 'B1' in the Search ID Equal CCW

BCCWW1 CCW 'B1', CCHHR1+5, X'40', X'05'

specifies multitrack mode which means that the next track can be used automatically in the search.

## 7. Timing Measurements

By means of a model program we have been able to prove, in collaboration with Mr H Fisser, that the above method does indeed access the drums synchronously. The real problem set-up was timed with a module which combined SETDRM, TRANSF, and the generated TRINITY equations in assembler language. The space loops were in assembler language, as were the border point resetting routines. It was found that together with the transfers on two drums, the TRINITY equations on a 60x80x48 mesh took 17 sec. of CPU time/step.

It is possible to establish, from a timing experiment without drum transfers on a smaller mesh, that the CPU should take ~ 13.6 sec to run through all the computations at every alternate mesh point for one timestep. In other words, the time needed by the CPU to calculate one K-plane is 283 ms.. The minimum time required to write one K-plane and read one K-plane from drums can be estimated as follows :

Table IV. Drum Transfer Times

Rotational delay for 2 unrelated drums	17.5 ms
Time taken to write 4 records synchronously	4 x 17.5 ms
Rotational delay for 2 unrelated drums	17.5 ms
Time taken to read 4 records synchronously	<u>4 x 17.5 ms</u>
	175 ms

the drum rotational period being 17.5 ms. Therefore the CPU should not be kept in a Wait state by drum transfers. This ensures that the elapsed time for the run will not be much greater than the CPU time.

However a certain amount of CPU time does have to be spent on drum transfers. The exact amount will depend on the details of the program and can only be found by experimentation. When an Input/Output macro such as the EXCP is issued, a Supervisor-Call interrupt is effected which passes control to the Input/Output Supervisor. The I/O Supervisor performs many tasks, such as checking the validity of the various control blocks, scheduling the I/O request, and issuing the start I/O (SIO) instruction to activate the I/O device. Once the I/O has been initiated, the channel transfers information to and from main core store simultaneously with CPU activity, with the exception that if the channel requires access to main store, it has priority over the CPU. When the channel program has been successfully executed, the I/O Supervisor once more is responsible for placing a completion code in the event control block.

The time taken by peripheral activities at each timestep such as handling the Fortran-Assembler interface, transferring guard planes for the purpose of resetting the border points, can be estimated to take approximately 1 sec.

Therefore it has been possible to reach the following conclusions regarding the time CPU spent on various part of the program:

Table V. CPU Time/Step

CPU time spent on calculation at mesh points	13.6 sec
CPU time spent on peripheral calculations and transfers	1.0 sec
CPU time spent on drum transfers	2.4 sec
Total	<u>17.0 sec</u>

Taking into account initialization and the output of results, it is therefore practicable to perform 3D calculations on the Garching IBM 360/91 at about 200 timesteps/hour, and therefore at an economically attractive cost.



## 8. Acknowledgements

We would like to thank most warmly Professor A Schlüter, Dr K Von Hagenow, and Dr F Hertweck of the Max-Planck Institut für Plasma Physik, Garching bei München, F R Germany, for their interest and encouragement and the provision of most excellent computing facilities. We are also very grateful to Herr F Köpfer, Herr K Goihl and Herr H Fisser for many helpful discussions.

## References

1. IBM System/360 Operating System. Supervisor and Data Management Macro Instructions. Form C28-6647-3 (4th Ed.Nov.1968).
2. IBM System/360 Operating System. Supervisor and Data Management Services. Form C28-6646-2 (3rd Ed.Nov.1968).
3. IBM System/360 Component Descriptions - 2820 Storage Control and 2301 Drum Storage. Form A22-6895-2 (3rd Ed.Sept.1968).
4. IBM System/360 Operating System. System Programmer's Guide. Form C28-6550-5 (6th Ed.Nov.1968).
5. IBM System/360 Operating System. Principles of Operation. Form A22-6821-7 (8th Ed.Sept.1968).
6. IBM System/360 Operating System. Fortran IV(G) Programmer's Guide. Form C28-6639-1 (2nd Ed.1966).
7. IBM System/360 Operating System. Programmer's Guide to Debugging. Form C28-6670-1 (2nd Ed.Nov.1968).
8. K V Roberts and J P Boris, 'TRINITY: Programs for 3D Magnetohydrodynamics', Proceedings of the Institute of Physics Computational Physics Conference, Culham Laboratory, July 1969, paper 44. Culham Report CLM-CP(1969), HMSO(London).
9. K V Roberts and D E Potter, 'Magnetohydrodynamic Calculations', published in Methods in Computational Physics, Vol.9 p.339, Academic Press, New York, 1970.
10. K V Roberts and J P Boris, 'The Solution of Partial Differential Equations using a Symbolic Style of Algol', Journ.Comp.Phys. 8 83 (1971).
11. M Petravic, G Kuo-Petravic and K V Roberts, 'Automatic Optimization of Symbolic Algol Programs, I. General Principles', Journ.Comp.Phys. 10, 503 (1972).
12. R W Hockney, 'The Potential Calculation and Some Applications', loc.cit. ref.9, p.135 (and references contained therein).
13. J P Boris and K V Roberts, 'The Optimization of Particle Calculations in 2 and 3 Dimensions', Journ.Comp.Phys. 4, 552 (1969).
14. International Computers Ltd., KDF9 Egdon System, Reference Manual Vol.1
15. International Computers Ltd., System 4-50, Fortran Reference Manual.
16. K V Roberts, 'The Publication of Scientific Fortran Programs', Computer Physics Communications 1, 1 (1969).
17. K V Roberts, 'Program Readability', in 'Software Engineering', Infotech State-of-the-Art Report 11, p.495, published by Infotech Information Ltd., Maidenhead, 1972.



## APPENDIX I

### The TRINITY MHD Equations

The TRINITY 3DMHD differential equations are

3D MHD Equations Used in the TRINITY Code

<i>Continuity equation</i>	$\partial \rho / \partial t = -\nabla \cdot \rho \mathbf{v}$	(I.1)
<i>Momentum equation</i>	$\partial(\rho v_i) / \partial t = -\partial / \partial x_j (\rho v_{ij}) + \nu \nabla^2 \rho v_i$	
<i>Magnetic equation</i>	$\partial \mathbf{B} / \partial t = \nabla \times (\mathbf{v} \times \mathbf{B}) + \eta \nabla^2 \mathbf{B}$	
<i>Temperature equation</i>	$\partial T / \partial t = -\nabla \cdot (T \mathbf{v}) + (2 - \gamma) T \nabla \cdot \mathbf{v} + \kappa \nabla^2 T$ $+ (\gamma - 1) \eta j^2 / \rho + (\gamma - 1) \nu [(\nabla \times \mathbf{v})^2 + (\nabla \cdot \mathbf{v})^2]$	
<i>Pressure</i>	$P_{ij} = \rho T \delta_{ij} + \rho v_i v_j + (B^2 / 2) \delta_{ij} - B_i B_j$	
<i>Current</i>	$\mathbf{j} = \nabla \times \mathbf{B}$	

and in Symbolic Algol I can be expressed as <sup>[10]</sup>

3D MHD Equations Programmed in Symbolic Algol I

```

procedure INVOKE DIFFERENCE EQUATIONS;
begin
  CONTINUITY EQUATION: DT: = 2 × DELTA T; C1: = C2: = 1;
  Q: = 1 + I + 1 + (J + 1) × PI + (K + 1) × PI × PJ;
  NEW RHO: = RHO - DT × DIV(RHO × V);
  MOMENTUM EQUATION: DT: = 2 × DELTA T / (1 + NU / EPS);
    for C1: = 1, 2, 3 do
      AV[C1, Q]: = (RHO × V + DT × (-DIV 2(P) + NU × DELSQ(RHO × V))) / NEW
        RHO;
      ARHO[Q]: = NEW RHO;
  MAGNETIC EQUATION:    DT: = 2 × DELTA T / (1 + ETA / EPS);
    for C1: = 1, 2, 3 do
      AB[C1, Q]: = B + DT × (CURL(CROSS(V, B)) + ETA × DELSQ(B));
  TEMPERATURE EQUATION:  DT: = 2 × DELTA T / (1 + KAPPA / EPS); C1: = 1;
    ATEM[Q]: = TEM + DT × (-DIV(TEM × V) + KAPPA × DELSQ(TEM)
      + (2 - GAMMA) × SAV(TEM) × DIV(V) + (GAMMA - 1) × (ETA ×
        SQM(CURL(B)) / SAV(RHO) + NU × (SQM(CURL(V)) + DIV(V) ↑ 2)));
end;

real procedure P;
P: = if C1 = C2 then (RHO × (TEM + V × V) + 0.5 × DOT(B, B) - B × B) else
(RHO × V × V2 - B × B2);

```

The meanings of the identifiers are given in Table VI. These equations were written in Symbolic Algol II as explained in reference 11 and automatically converted into IBM 360 assembler language. An equivalent hand-coded Fortran version of TRINITY is discussed in Appendix II and reference 8.

TABLE VI. Symbolic Algol I Identifiers

Identifier	Type	Mathematical equivalent	Meaning
B	Vector function	$\underline{B}$	magnetic field
CROSS	Algebraic vector operator	$\times$	cross product
CURL	Differential vector operator	curl	
DELSQ	Differential scalar operator	$\nabla^2$	
DIV	" vector "	div	
DOT	" " "	.	dot product
DT	Scalar	dt	timestep
ETA	Scalar	$\eta$	resistivity
GAMMA	Scalar	$\gamma$	ratio of specific heats
GRAD	Differential vector operator	grad	
KAPPA	Scalar	$\kappa$	thermal conductivity
NEWRHO	Scalar	$\rho_{\text{new}}$	new value of density
NU	Scalar	$\nu$	viscosity
RHO	Scalar function	$\rho$	density
SAV	Integral scalar operator	$\langle \rangle_{\text{av}}$	space average over 6 neighbouring points
TEM	Scalar function	T	temperature
TEN	Algebraic tensor operator	$\otimes$	$\text{TEN}(\underline{v}, \underline{v}) \equiv v_i v_j$
V	Vector function	$\underline{v}$	velocity



## APPENDIX II

### Generalized Data Organization in Fortran

Mesh calculations require the calculation of centred differences such as

$$\frac{f(x,y,z+\Delta z) - f(x,y,z-\Delta z)}{2\Delta z} \quad (\text{II.1})$$

where  $\Delta x$  is the mesh interval. This would normally be coded in Fortran as (say)

$$(F(I,J,K+1) - F(I,J,K-1)) * RDZ2 \quad (\text{II.2})$$

where  $RDZ2 \equiv (2\Delta z)^{-1}$ . There are however advantages to be gained from storing  $F$  as a 1-dimensional array and coding (II.1) as

$$(F(N) - F(S)) * RDZ2, \quad (\text{II.3})$$

where the integers  $N$  and  $S$  refer respectively to the two points of the computational molecule that are situated one step 'north' and 'south' of the central point  $O$ . Other points are denoted by  $E$ (east),  $W$ (west),  $U$ (upper),  $L$ (lower),  $SE$ (south-east) etc. in an obvious way, while  $FN$ (far north) denotes the point  $(x,y,z+2\Delta z)$ .

Broadly speaking the advantages of this 'compass notation' are the following:

- (a) The code is shorter and more intelligible, so that it is easier to write and mistakes are less likely to be made.
- (b) Most compilers produce faster code for singly-subscripted than for triply-subscripted arrays.
- (c) By suitable definition of the indices  $O, N, S, E, W, U, L$  etc. the variables can be laid out in the main store in any way required.
- (d) The details of the layout do not appear in the physical difference equations.
- (e) The layout can readily be changed to accommodate a different type of machine configuration, without changing the physical difference equations which are often very complex.

#### Scanning across the mesh

Prior to the calculation of each new mesh-point the indices are updated

by Fortran statements of the type

$$\begin{aligned}O &= O + DX \\N &= N + DX \\S &= S + DX \\E &= E + DX \\&(\text{etc})\end{aligned}\tag{II.4}$$

where the integer DX represents the frequency with which adjacent recomputed values of the same function are located in the main store. This depends on the difference scheme and on the method of storage used. For an ordinary leapfrog or Lax-Wendroff scheme alternate mesh-points are being recomputed at any given stage, and therefore  $DX = 2$  if the fastest scan is in the x-direction. An adjustment must be made at the end of each row, depending on the precise boundary conditions that are being used (e.g. to jump over 'guard' or 'symmetry' points).

#### Separation of odd and even points

In certain cases there may be an advantage in separating the storage locations of the 'odd' and 'even' points, so that all the function values that are to be recomputed occur together in the store. One application of this idea is to a vector-processing computer such as the CDC STAR-100, whose effective speed would drop by approximately a factor 2 if alternate storage locations were skipped. Another application is to the Lax-Wendroff scheme, in which a factor 2 both in data transfer rate and also in backing storage size would be lost if the 'auxiliary' points whose values do not need to be retained were unnecessarily transferred to and fro.

Such a separation can readily be achieved by making the two sets of indices (O, NE, NW, SE, SW, ....) and (N, S, E, W, U, L, ....) point to different areas of the main store.

#### Interlaced variables

For the IBM 360/91 version of TRINITY another form of optimization was achieved by arranging for the 8 physical variables RHO, VX, VY, VZ, BX, BY, BZ, TEM corresponding to any given mesh point to be stored sequentially, followed by the 8 variables at the adjacent point, so that DX in (II.4) now takes the value 16. This cannot be done with the triple-subscript notation of (II.2), but with that of (II.3) it is easily achieved by means of equivalence statements :



```

EQUIVALENCE(CORE(1), RHO(1))
EQUIVALENCE(CORE(2), VX(1))

....
EQUIVALENCE(CORE(8), TEM(1))
DIMENSION RHO(1), VX(1), ... TEM(1)

```

(II.5)

where CORE is an array whose dimension is that of the whole quadruple buffer of Fig.2. We exploit here the useful fact that most Fortran compilers do not check for subscript values which lie outside array boundaries, so that the array names serve only as base addresses and only nominal dimensions need be given in (II.5). A more scrupulous compiler could however be mollified by inserting the correct dimensions in the declaration.

Interlacing enables all the variables associated with a given batch of mesh points to be transferred to and from the backing store by means of one reference to the array CORE, while at the same time the physical difference equations use the meaningful mnemonics RHO, VX, ... in the usual way.

#### Quadruple buffer

The array CORE holds four 'planes' of the calculation corresponding to the four areas S, O, N, M in the quadruple cyclic biffer of Fig.2. When one plane has been calculated the indices S, O, N are updated by 'rotating' the buffer, and the other indices are then computed from these. A general prescription might be

```

S = NZERO + MCS * MPSIZE
O = NZERO + MCO * MPSIZE
N = NZERO + MCN * MPSIZE

```

(II.6)

with

```

MCS = MOD(MCS+1, NCPLNS)
MCO = MOD(MCO+1, NCPLNS)
MCN = MOD(MCN+1, NCPLNS)

```

(II.7)

Here MPSIZE is the number of storage locations in each plane, NCPLNS is the number of planes in the buffer (in this case 4), and NZERO is the relative storage location of the first point to be calculated. The counters MCS, MCO, MCN cycle through the values (0, 1, ... NCPLNS-1).

A counter MCM belonging to the 'move' plane is cycled in a similar way,

```

MCM = MOD(MCM+1, NCPLNS)

```

(II.8)

and from this one can calculate the areas of main store to be transferred at each stage. Similar counters handle the corresponding storage areas on the drums.

### Implementation

Although the logic of this scheme is necessarily somewhat complex, involving a combination of :

- Interlaced variables
- Leapfrogging across the mesh
- Special treatment at the boundary points
- Rotation of the cyclic buffer
- Computation of the drum storage areas,

in practice it can be implemented and tested very easily if a number of obvious points are borne in mind :

- (a) All index computation can be done in Fortran.
- (b) Index computation and the solution of the physical equations are logically independent of one another. The latter can be tested in-core, using a small mesh, and can be omitted from the final program until the data organization has been perfected.
- (c) Index computation is also logically independent of the actual use of drums or of a quadruple CORE buffer.
- (d) The logic of the index computation can be tested in the first instance on a very small mesh.
- (e) The initial checks of the complete system can be made with core and drum areas of limited size in order to obtain a sufficiently fast daytime turnaround.

Using these ideas it was found possible to check out the indexing logic in runs lasting less than 1 second of IBM 360/91 time, the physics and data transfer routines being replaced by dummies that printed out a 'diary' describing the operation to be performed and the values of the indices. Clearly such tests could readily be made on-line.

Finally, in any future implementation of the methods described in this report the authors would recommend breaking up the routines SETDRM and TRANSF into smaller components called from a main organizational routine written in Fortran, in order to clarify the logic as much as possible without any significant sacrifice of speed.



## APPENDIX III

### Program Commentary for Subprogram SETDRM

The references and headings used in the listing correspond to those of the text. A '+' in the listing indicates that the instruction has been generated by an IBM system macro.

#### SUBROUTINE SETDRM (RW, STASTO, DIM, VAR, TABLE)

As described in §5 this subprogram writes the initial values of the physical variables on to Drums 1 and 2. It can also be used to read them back as a check. There is no need to employ overlapped data transfers at this stage and therefore SETDRM uses the Basic Sequential Access Method (BSAM) (ref.2,p.100) which is compatible with EXCP. Normally a quadruple buffer is used (§2) and therefore 4 planes are initialized at once. However to allow for other possible applications the corresponding parameter KCORE is referenced symbolically.

#### Arguments

The arguments (formal parameters) are explained in Table I of §5. Note that the four components of the array DIM are given individual identifiers.

#### References

Because the understanding of subprograms SETDRM and TRANSF requires detailed reference to 6 IBM manuals, page references are distributed freely throughout the listing, starting in column 64.

#### 1. Storage

All storage other than that organized by macros is contained in this section.

##### 1.1 Set Constants for Debug

It is a convention of the Fortran-Assembler interface (ref.6 p.92) that 4 bytes from the entry point there should be a byte containing the length of the subroutine name, followed by the name itself; this name should be rounded up to an odd integer. The convention is slightly different on the ICL System 4 (ref.15 p.A3-5).

##### 1.2 Save Area

### 1.3 Arguments

The values of integer arguments, the array base addresses, and the values of those components of DIM that are used are stored here for convenience.

### 1.4 Internal Variables and Constants

CUAD is a marker defining the current address in the array TABLE.

## 2. Define Data Event Control Blocks (DECB)

The Basic Sequential Access Method (BSAM, ref.2 p.100) which is employed in this subprogram uses two blocks which are set up by macro instructions, namely the Data Event Control Block (DECB) and the Data Control Block (DCB). The DECB contains a pointer to the DCB as indicated in Fig.5 and it also contains a 1-word Data Event Block (DEB) which is used by the system to return information about the status of an I/O operation.

The list forms (ref.1 pp.267 & 269) of the READ and WRITE macro instructions are used in this section to set up the 4 DECBs that are needed, 2 for each drum, and to plant pointers to the DCBs. The section is not executed.

## 3. Define Data Control Blocks (DCB)

This section, which is also not executed, sets up the 4 DCBs themselves (ref.1 p.49). The parameter DSORG = PS specifies that the data set organization is to be physical sequential, while MACRF = (RP) specifies firstly a read operation, and secondly that the NOTE macro is to be used (ref.1 p.127) in order to return the relative position on the drum of the previous block read. Similarly for writing. The data set names to be used on DD control cards are DSET1, DSET2, and these cards must specify the required number of cylinders and the correct record length.

## 4. Fortran-Assembler Interface

After the initial branch, execution proper begins at START. This subsection contains the standard Fortran-Assembler interface (ref.6 p.92). A SAVE area is not strictly needed in SETDRM, although care should generally be taken in using the system macros because they overwrite registers as their expansions indicate.

### 4.2 Integer Arguments

The values of RW and STASTO are transferred to locations in section 1.

### 4.3 Test Type of Call

If RW = 1 the program branches to READING (section 7). Otherwise STASTO is tested and unless it has the value 1 a branch is taken to WNFIRST



(section 6; write - not first).

## 5. Initial Call

This section stores the remaining arguments and opens the data sets for writing. Notice that the subprogram should not be overlaid until it is no longer required, otherwise these argument values will be lost.

### 5.1 Initialize Array Base Addresses

The base addresses BAVAR and BADIM of the arrays VAR and DIM are stored in section 1. VAR is the core buffer and must remain unchanged since BAVAR is not updated on subsequent calls.

### 5.2 Store Components of DIM

The three components KCORE, NREC, RECLEN of DIM that are needed are stored in section 1.

### 5.3 Open the Data Sets

The two data sets are opened for writing.

### 5.4 First Relative Address

The current address (CUAD)

## 6. Program for Writing on Drums

### 6.1 Specify Program Interruption Exit

A SPIE macro (ref.1 p.173) is issued to cause a dump in case of program failure. The parameter 0 used here is relevant to the Garching system; it should be changed or the macro removed for use at another installation.

### 6.2 Initialize Registers

Two loops are now initialized; an outer loop over the KCORE planes in core at one time (normally 4), and an inner loop over the NREC records in one  $\frac{1}{2}$ -plane (normally 4). Register 5 is initialized to the base address BAVAR of the core buffer VAR.

### 6.3 Write Records on Drum 1

A record is written to Drum 1 using the WRITE macro (ref.1 p.280). The address of the record in core is communicated in register 5, and the next available block on the drum is automatically selected by the fact that we are using the BSAM method. Since however this access method cannot be used in subprogram TRANSF, we extract the relative drum address by using a NOTE macro (ref.1 p.127) which returns its value in register 1 and stores it in TABLE for later use. Before issuing NOTE it is necessary to issue CHECK (ref.1 p.37) to ensure that the data transfer is complete. CUAD is the next

available location in TABLE and is updated each time, while the address in register 5 is incremented by the record length RECLLEN.

#### 6.4 Write Records on Drum 2

The WREC records belonging to the second half of a given K-plane are written to Drum 2 as soon as the NREC records belonging to the first half have been written to Drum 1. A CHECK macro is issued after each record has been written to ensure that the next transfer can go ahead, but TABLE need not be updated since the two data sets have identical structures.

#### 6.5 Prepare for Next K-plane

Register 3 is reset to NREC and Register 4 which is initially set to KCORE is decremented each time, a branch back to WNEX1 (write next plane on Drum 1) occurring until the transfer is complete.

#### 6.6 Test for Completion

If STASTO  $\neq$  2 the program branches to FINISH (section 8); otherwise all the data has now been set up and the two data sets must now be closed.

#### 6.7 Close the Data Sets

The CLOSE macro (ref.1 p.45) is issued for both data sets and a branch to FINISH is again taken.

### 7. Program for Reading from Drums

#### 7.1 Test whether Data Sets are Open

The data sets are open if STASTO  $\neq$  1, in which case the program branches to RNFIRST (read - not first).

#### 7.2 Open Data Sets

An OPEN macro is issued for each data set (ref.1 p.129)

#### 7.3 Initialize Registers

As in section 6.2, registers 3 and 4 are initialized to give an inner loop over the records in each  $\frac{1}{2}$ -plane, and an outer loop over the planes in the core buffer. Register 5 is initialized with the base address BAVAR of the core buffer VAR.

#### 7.4 Read Records from Drum 1

NREC records are read, using the READ macro in its execute form (ref.1 p.149). A CHECK is issued to ensure that each transfer is complete before proceeding to the next.

#### 7.5 Read Records from Drum 2

When the first  $\frac{1}{2}$ -plane has been read from Drum 1, the second is read from Drum 2.



7.6 Prepare for next K-plane

As sub-section 6.5.

7.7 Test for Completion

As sub-section 6.6.

7.8 Close the Data Sets

As sub-section 6.7.

8. Return to Calling Subprogram

This is the standard Fortran-Assembler interface described in ref.6 p.95.

INDEX OF IDENTIFIERS FOR SUBPROGRAM SETDRM

IDENTIFIER	TYPE	SIZE	MMEMONIC	SECTION	PURPOSE	INITIAL VALUE
BADIM	Address	F	Base Address of DIM	1.3	Base address of DIM, which holds KCORE NREC RECLEM, TNREC	
BATABLE	Address	F	Base Address of TABLE	1.3	Base address of TABLE of relative addresses of drum records	
BAVAR	Address	F	Base Address of VAR	1.3	Base address of core buffer area holding physical variables	
CUAD	Address	F	Current Address	1.4	Current address in TABLE	
DECELR	Block	(MACRO)	DECB for Drum 1, Read	2	Data Event Control Block name	Set by MACRO
DECELRW	Block	(MACRO)	DECB for Drum 1, Write	2	Data Event Control Block name	" " "
DECB2R	Block	(MACRO)	DECB for Drum 2, Read	2	Data Event Control Block name	" " "
DECB2W	Block	(MACRO)	DECB for Drum 2, Write	2	Data Event Control Block name	" " "
DIM	IAP	(4F)	Dimensions	H	Dummy name for array holding KCORE, NREC, RECLEM, TNREC	
FINISH	Label		Task Finished	8	Return to calling sub program via Fortran - Assembler interface	
INDCB1	Block	(MACRO)	DCB for Drum 1, Input	3	Data Control Block name	Set by MACRO
INDCB2	Block	(MACRO)	DCB for Drum 2, Input	3	Data Control Block name	" " "
KCORE	I	F	K-planes in Core	1.3	Number of K-planes in core at once, (usually 4)	4
NREC	I	F	Records in $\frac{1}{2}$ - plane	1.3	Number of records in $\frac{1}{2}$ K-plane, (usually 4)	4
ONE	I	F	Number '1'	1.4	Data Control Block name	1
OUTDCB1	Block	(MACRO)	DCB for Drum 1, Output	3	Data Control Block name	Set by MACRO
OUTDCB2	Block	(MACRO)	DCB for Drum 2, Output	3	Data Control Block name	" " "
READING	Label		Program for Reading	7.1	Entry point for reading records from drums	
RECLEM	I	F	Record Length	1.3	Record length in bytes	
RNEX1	Label		Read next record, Drum 1	7.4	Read records for first half of K-plane from Drum 1	
RNEX2	Label		Read next record, Drum 2	7.5	Read records for second half of K-plane from Drum 2	
RNFIRST	Label		Read (Not First)	7.3	Data sets are open; initialize registers	
RW	I, Ip	F	Read-Write	1.3, H	1 = read records, 2 = write records	
SAVE	IA	18F	Save Area	1.2	Save registers used in this sub program (MACRO calls)	
SETDRM	CSECT		Set Drums	H	Write initial K-planes, and read them as a check. (4 at a time)	
START	Label		Start executable program	4.1	Entry to Fortran - Assembler Linkage	
STATIO	I, IP		Start - Stop	1.3, H	1 = First call: open data sets. 2 = Last call, Close Data Sets 0 = Intermediate calls (normal case)	



INDEX OF IDENTIFIERS FOR SUBPROGRAM SETDRM

IDENTIFIER	TYPE	SIZE	MNEMONIC	SECTION	PURPOSE	INITIAL VALUE
TABLE TWO	IAP I	(192F) F	Table Number '2'	H 1.4	Table of relative addresses of drum records	2
VAR	RAP	(153600F)	Variables	H	Core buffer for physical variables	
WNEX1 WNEX2 WNFIRST	Label Label Label		Write next record, Drum 1 Write next record, Drum 2 Write (not first)	6.3 6.4 6.1	Write records from first half of K-plane to Drum 1 Write records from second half of K-plane to Drum 2 Data sets are open; specify a dump before writing	



## APPENDIX IV

### Program Commentary for Subprogram TRANSF

#### SUBROUTINE TRANSF (CHOICE, MESHCR, RECNUM, NN, VAR, TABLE, DIM)

As described in §6 this subprogram performs the reading and writing to and from the drums using the EXCP macro (ref.4 p.66 and ref.3 p.77). This is the most direct and fast method of transfer of data between main core and backing store as it issues channel commands to the channel hardware of the device used, thus bypassing the usual access method interfaces. While the channel is transferring data at a rate limited by the device characteristics, the CPU can be carrying on with the main calculation. The use of the EXCP macro also enables us to take advantage of chained scheduling (ref.1 p.125). This effectively means combining a series of read or write operations in one step, thus reducing both the CPU time and the channel start/stop time. The effects of rotational delay are also reduced.

#### Arguments

The arguments (formal parameters) are explained in Table II of §6.

#### References

See Appendix III.

#### 1. Storage

Data Control Blocks (DCB), Input-Output Blocks (IOB) and Event Control Blocks (ECB) are located in section 9, and Channel Command Programs in section 10. Otherwise all storage other than that organized by system macros is contained in this section.

##### 1.1 Set Constants for Debug

See Appendix III.

##### 1.2 Save Area

See Appendix III.

##### 1.3 Arguments

The arguments (formal parameters) are explained in Table II of §6.

##### 1.4 Internal Variables and Constants



## 2. Fortran-Assembler Linkage

### 2.1 Standard Linkage

See Appendix III

### 2.2 Integer Arguments

The values of the arguments CHOICE, MESHCR, RECNUM and NN are extracted and stored.

### 2.3 Test for Initial Call

If NN  $\neq$  1 the data sets have been opened (§6) and a branch is made to NOOPEN (now open).

## 3. Initial Call

This section is used to perform a number of operations that are needed the first time subroutine TRANSF is called, including opening the data sets, converting relative track addresses to absolute form and storing them in core areas requested from the Supervisor, and planting the actual record lengths into the Channel Command Words (CCW). The subroutine must not be overlaid once this has taken place.

### 3.1 Initialize Array Base Address

The base addresses BAVAR, BATABL and BADIM of the arrays VAR, TABLE, DIM are extracted and stored; they must not be subsequently changed.

### 3.2 Store Last 2 Components of DIM

Only RECLen and TNREC are needed.

### 3.3 Open the Data Sets for EXCP

The OPEN macro is issued 4 times, to open each of the data sets DSET1 and DSET2 for both reading and writing (ref.4 p.84). This constructs a Data Event Block (DEB) inside the Supervisor, and initializes the Data Control Block (DCB) as indicated in Fig.6.

### 3.4 Request Storage for Addresses

The GETMAIN macro is issued twice (ref.1 p.11) to request two main core storage areas of 1600 bytes. Each will be used to store up to 192 double-word absolute track addresses. The base addresses of these areas are returned in register 1 and are stored in BADMTAB1, BADMTAB2. (Base Address of Dimension Table).

### 3.5 Convert Addresses

Conversion from a relative track address which was planted in TABLE by subroutine SETDRM to its absolute counterpart is carried out by a system routine IECPCNVT. The entry point of this routine is contained in the Communication Vector Table (CVT) at byte 28, the address of the CVT itself being at absolute location 16. Further information is to be found in ref.4 pp.100-102. The variable CUDA contains the location of the next available double word in the table currently under construction.

### 3.6 Insert Record Lengths in CCW

As explained in §6 and in ref.3 p.10, the 8-byte CCWs contain the record length RECLen in bytes in bits 48-63, which is called the count field. This field is now set up for the 4 channel programs contained in section 10, and since the flag bits 32-36 which are set in that section will now be overwritten, these are explicitly restored.

## 4. Prepare for Input/Output

### 4.1 Specify Program Interruption Exit

See Appendix III.

### 4.2 Calculate Addresses

ADCORE is the base address of the first record to be transferred to or from Drum 1, POINT1 is the location of the first double-word absolute address on Drum 1, and similarly for POINT2.

### 4.3 Wait for READ if CHOICE = 1,2,3

As explained in Table II, §6, a WAIT macro is to be issued unless CHOICE = 4 or 5. This subsection tests for the values 1,2,3 and the other possibilities are tested in subsection 5.4.

## 5. Wait for Completion of Previous I/O

This section uses the WAIT macro (ref.1 p.205) to check whether or not the previous Write or Read operation has been completed successfully. The system waits for completion and then returns a marker in the ECB (ref.4 p.88), the value X'7F' indicating success.

### 5.1 Wait for Completion of Read

The ECB addresses are ECBR1, ECBR2.

### 5.2 Test for Success, Fail if not

The values which have been returned in the two ECBs are compared with X'7F' (ref.4 p.89). If either read operation has been unsuccessful, control is given to an illegal instruction in order to force an interrupt, followed by a dump.

### 5.3 Test CHOICE (1,2 or 3)

As indicated in Table II the subsequent action depends on the value of CHOICE, which currently can only have a value  $\leq 3$ .

### 5.4 Test CHOICE (4-8)

This point WAITW will have been reached if CHOICE  $\geq 4$ . Table II indicates that for CHOICE = 4 or 5 no WAIT is issued, and a branch is therefore made to section 6 (RD  $\equiv$  Read) or section 7 (WT  $\equiv$  Write) respectively.

### 5.5 Wait for Completion of Write

As subsection 5.1.

### 5.6 Test for success, fail if not

As subsection 5.2.

### 5.7 Test CHOICE (6,7 or 8)

As indicated in Table II the subsequent action depends on the value of CHOICE, which currently can only have a value 6,7 or 8.

## 6. Set up and Execute Read Program

This section sets up the Channel Command Programs in subsection 10.1 for reading 4 records on 4 tracks, and then issues two EXCP macros to execute them. This involves setting addresses and clearing markers. Minor changes in the coding would be required if the number of tracks had to be altered.

### 6.1 Drum Addresses

Subsection 4.2 has already planted the absolute addresses of the first records to be read from the two drums in POINT1, POINT2 respectively. These are placed in registers 4 and 5 ready for use in subsections 6.3 and 6.4

### 6.2 Clear

The Event Control Blocks are cleared by using the XC (Exclusive OR) instruction, ready for the return code to be supplied at the end of the operation.

### 6.3 Prepare IOB

The first 5 bytes of the Input Output blocks in subsection 9.2 are filled as specified by ref.4 p.87. Here X'40' in byte 1 indicates that Command Chaining will be employed, while '75' in byte 5 is the completion code for a successful operation.

The 8-byte extent + seek addresses are then filled (ref.4 p.88) with the values of POINT1 and POINT2. These will be used by the Supervisor to locate the correct cylinders.



#### 6.4 Prepare DCB

Identical information is required in bytes 5-12 of the Data Control Blocks (ref.4 p.81).

#### 6.5 Prepare Channel Command Program

The 4 CCWs for Drum 1 are loaded with the addresses of the core areas to be filled, replacing the Command Code X'86' and incrementing the core address by RECLen each time. The same process is then carried out for Drum 2.

#### 6.6 Execute Channel Program

The only parameter for the EXCP is the address of the Input Output Block.

### 7. Set Up and Execute Write Program

This section sets up the Channel Command Programs in subsection 10.2 for writing 4 records on 4 tracks, and then issues two EXCP macros to execute them. This involves setting addresses and clearing markers. Minor changes in the coding would be required if the number of tracks had to be altered.

#### 7.1 Drum Addresses

Subsection 4.2 has already planted the absolute addresses of the first records to be written for the two drums in POINT1, POINT2 respectively. These are placed in registers 4 and 5 ready for use in subsections 7.3 and 7.4.

#### 7.2 Clear

The Event Control Blocks are cleared by using the XC (Exclusive OR) instruction, ready for the return code to be supplied at the end of the operation.

#### 7.3 Prepare IOB

The first 5 bytes of the Input Output Blocks in subsection 9.3 are filled as specified by ref.4 p.87. Here X'40' in byte 1 indicates that Command Chaining will be employed, while X'7F' in byte 5 is the completion code for a successful operation.

The 8-byte extent + seek addresses are then filled (ref.4 p.88) with the values of POINT1 and POINT2. These will be used by the Supervisor to locate the correct cylinders.

#### 7.4 Prepare DCB

Identical information is required in bytes 5-12 of the Data Control Block (ref.4 p.81).

### 7.5 Store Cylinder/Head/Record Addresses

Since the channel program for writing to drums requires that the absolute address of each record be checked before writing even when command chaining has been specified, this section moves the 5 bytes containing the CCHHR address for each record into a region names CCHHR1 and CCHHR2. These addresses will be referred to by the channel programs for writing to Drums 1 and 2 respectively.

### 7.6 Prepare Channel Command Program

The 4 CCWs for drum 1 are loaded with the addresses of the core areas from which records of length RECLen are to be written. The operations code in the first byte is reloaded in case it has been overwritten by the previous operation. The same process is then repeated for drum 2.

### 7.7 Execute Channel Programs

The only parameter for the EXCP is the address of the Input Output Block.

## 8. Return to the Calling Subprogram

This follows the standard Fortran-Assembler interface for return to the calling subprogram.

## 9. Control Blocks

The required blocks are discussed in ref.4 p.68 and illustrated in Fig.6.

### 9.1 Data Control Block (DCB)

A Data Control Block is generated for each of the datasets DSET1, DSET2 by issuing a DCB macro instruction with MACRF = (E), (ref.4 pp.77,78). The data set organization is specified to be direct access, physical sequential (ref. 4 p.80, ref.2 pp 71 et seq.).

### 9.2 IOB and ECB (Read)

The Input Output Block (IOB) must start on a full-word boundary (ref.4 p.86): it is filled here with the addresses of

- (a) Event Control Block (ECBR)
- (b) Start of Channel Program (CCWR)
- (c) Data Control Block (DCB)

space being left for other information explained in the table in ref.4 p.87.

There is one Event Control Block (ECB) for each data set, consisting of one full word which is used to receive information for the Supervisor (ref.4 pp.88-89).

### 9.3 IOB and ECB (Write)

Similar to subsection 9.2.

## 10. Channel Programs

This section contains 2 Channel Programs for reading, and 2 for writing. Reference 3 and §6 explain how these are to be constructed. The Write programs require Search ID Equal commands ACCWW, BCCWW etc. whose Data Address fields refer to 5-byte addresses which are contained in subsection 10.3, having been constructed in subsection 7.5.

### 10.1 Read

The structure of the two Channel Command Programs contained here has been explained in §6. The CCWs AR, BR, ... defined here are overwritten in subsections 3.6 and 6.5 but their structure is given for clarity.

### 10.2 Write

As explained in §6, it is necessary to perform a Search ID Equal before each Write operation, looping until the correct record is found. This requirement is laid down in ref.3 p.21.

### 10.3 Cylinder-Head-Record addresses

This subsection contains the record addresses required by the Search ID Equal commands just mentioned.



# INDEX OF IDENTIFIERS FOR SUBPROGRAM TRANSF

IDENTIFIER	TYPE	SIZE	MNEMONIC	SECTION	PURPOSE	INITIAL VALUE
ACCCW1	Label	D	First CCW for writing 1st rec.to drum 1	10.2	Locates pos. of first channel command word for writing to drum 1	
ACCCW2	Label	D	First CCW for writing 1st rec.to drum 2	10.2	Locates pos. of first channel command word for writing to drum 2	
ADCORE	Address	F	Address in Core	1.4	Address in core of the first record to be moved	
AGAIN1	Label		Convert next Drum 1 address	3.5	Beginning of loop for address conversion, Drum 1	
AGAIN2	Label		Convert next Drum 2 address	3.5	Beginning of loop for address conversion, Drum 2	
AR1	Label	D	Read first record from drum 1	10.1	Locates the CCW for the actual reading of first record from drum 1	
AR2	Label	D	Read first record from drum 2	10.1	Locates the CCW for the actual reading of first record from drum 2	
AW1	Label	D	Write first record to drum 1	10.2	Locates the CCW for the actual writing of first record to drum 1	
AW2	Label	D	Write first record to drum 2	10.2	Locates the CCW for the actual writing of first record to drum 2	
BADIM	Address	F	Base Address of DIM	1.3	Base address of DIM, which holds KCORE, NREC, RECLEM, TNREC	
BADWTAB1	Address	F	B.A. of Drum Table 1	1.4	Base address of table giving absolute addresses on Drum 1	
BADWTAB2	Address	F	B.A. of Drum Table 2	1.4	Base address of table giving absolute addresses on Drum 2	
BATABLE	Address	F	Base Address of TABLE	1.3	Base address of TABLE of relative addresses of drum records	
BAVAR	Address	F	Base Address of VAR	1.3	Base address of core buffer area holding physical variables	
BCCW1	Label	D	First CCW for writing sec.rec. to drum.1	10.2	Locates the position of first CCW for writing second record to drum 1	
BCCW2	Label	D	First CCW for writing sec.rec. to drum.2	10.2	Locates the position of first CCW for writing second record to drum 2	
BR1	Label	D	Read second record from drum 1	10.1	Locates the CCW for the actual reading of second record from drum 1	
BR2	Label	D	Read second record from drum 2	10.1	Locates the CCW for the actual reading of second record from drum 2	
BW1	Label	D	Write second record to drum 1	10.2	Locates the CCW for the actual writing of second record to drum 1	
BW2	Label	D	Write second record to drum 2	10.2	Locates the CCW for the actual writing of second record to drum 2	
CCCW1	Label	D	First CCW for writing 3rd rec.to drum 1	10.2	Locates the position of the first CCW for writing 3rd record to drum 1	
CCCW2	Label	D	First CCW for writing 3rd rec.to drum 2	10.2	Locates the position of the first CCW for writing 3rd record to drum 2	
CCHHR1	Label	5F	CCHHR addresses, drum 1	10.3	Contains actual addresses (CCHHR) for the 4 records to be moved, drum 1	
CCHHR2	Label	5F	CCHHR addresses, drum 2	10.3	Contains actual addresses (CCHHR) for the 4 records to be moved, drum 2	
CCW1	Label	D	First CCW for reading from drum 1	10.1	Locates the position of the first CCW for reading from drum 1	
CCW2	Label	D	First CCW for reading from drum 2	10.1	Locates the position of the first CCW for reading from drum 2	
CHOICE	I, IP	F	Choice of call	1.3, H	Options are defined in Table II	
CR1	Label	D	Read 3rd record from drum 1	10.1	Locates the CCW for the actual reading of 3rd record from drum 1	
CR2	Label	D	Read 3rd record from drum 2	10.1	Locates the CCW for the actual reading of 3rd record from drum 2	
CUDA	Address	F	Current Address	1.4	Current address in TABLE	
CW1	Label	D	Write 3rd record from drum 1	10.2	Locates the CCW for the actual writing of 3rd record to drum 1	
CW2	Label	D	Write 3rd record from drum 2	10.2	Locates the CCW for the actual writing of 3rd record to drum 2	

# INDEX OF IDENTIFIERS FOR SUBPROGRAM TRANSF

IDENTIFIER	TYPE	SIZE	MNEMONIC	SECTION	PURPOSE	INITIAL VALUE
DCBR1	Block	(MACRO)	DCB for Drum 1, Read	9.1	Date Control Block name	Set by MACRO
DCBR2	Block	(MACRO)	DCB for Drum 2, Read	9.1	Data Control Block name	" "
DCBWL	Block	(MACRO)	DCB for Drum 1, Write	9.1	Data Control Block name	" "
DCBW2	Block	(MACRO)	DCB for Drum 2, Write	9.1	Data Control Block name	" "
DCCW1	Label	D	1st CCW for writing 4th rec. to drum 1	10.2	Locates the position of first CCW for writing 4th record to drum 1	" "
DCCW2	Label	D	1st CCW for writing 4th rec. to drum 2	10.2	Locates the position of first CCW for writing 4th record to drum 2	" "
DIIM	IA	16F	array containing dimensions		Integer array containing KCORE WREC RECIEN, TNREC	
DISPLA	I	F	Displacement	1.4	Byte displacement from start of drum table	
DRI	Label	D	Read 4th record from drum 1	10.1	Locates the CCW for the actual reading of 4th record from drum 1	
DR2	Label	D	Read 4th record from drum 2	10.1	Locates the CCW for the actual reading of 4th record from drum 2	
DWL	Label	D	Write 4th record to drum 1	10.2	Locates the CCW for the actual writing of 4th record to drum 1	
DW2	Label	D	Write 4th record to drum 2	10.2	Locates the CCW for the actual writing of 4th record to drum 2	
ECBR1	Block	F	ECB for Drum 1, Read	9.2	Event control block for reading from drum 1	0
ECBR2	Block	F	ECB for Drum 2, Read	9.2	Event control block for reading from drum 2	0
ECBWL	Block	F	ECB for drum 1, write	9.3	Event control block for writing to drum 1	0
ECBW2	Block	F	ECB for drum 2, write	9.3	Event control block for writing to drum 2	0
EIGHT	I	F	Number '8'			8
FINISH	Label		Task Finished	8	Return to calling sub program via Fortron - Assembler interface	
FIVE	I	F	Number '5'	1.4		5
FOUR	I	F	Number '4'	1.4		4
IOBR1	Block	9F	IOB for Drum 1, Read	9.2	Input Output Block name	See listing
IOBR2	Block	9F	IOB for Drum 2, Read	9.2	Input Output Block name	" "
IOBW1	Block	9F	IOB for Drum 1, Write	9.3	Input Output Block name	" "
IOBW2	Block	9F	IOB for Drum 2, Write	9.3	Input Output Block name	" "
MESHCR	I, IP	F	Mesh Point in Core	1.3, H	First mesh point of current K-plane	1
NN	I, IP	F	Number of Call	1.3, H	= 1 the first time that the sub program is called	1
NOOPEN	Label		Now Open	4.1	Data Sets are open; specify a dump	
OKR1	Label		Read OK on Drum 1	5.2	Skip to this point if previous read was successful	
OKR2	Label		Read OK on Drum 2	5.2	Skip to this point if previous read was successful	
OKW1	Label		Write OK on Drum 1	5.6	Skip to this point if previous write was successful	
OKW2	Label		Write OK on Drum 2	5.6	Skip to this point if previous write was successful	
ONE	I		Number '1'	1.4		1



# INDEX OF IDENTIFIERS FOR SUBPROGRAM TRANSF

IDENTIFIER	TYPE	SIZE	MNEMONIC	SECTION	PURPOSE	INITIAL VALUE
POINT1 POINT2	Address Address	F F	Pointer for Drum 1 Pointer for Drum 2	1.4 1.4	Pointer to absolute address on Drum 1 Pointer to absolute address on Drum 2	
RD RELEN RECNUM	Label I I, IP	F F F	Read Record Length Record Number	6.1 1.3 1.3, H	Section for reading from drums Record length in bytes Number of first record to be transferred, Drum 1	
SAVE SAVE9 SEVEN SIX START	IA IA I I Label	18F 4F F F F	Save Area Save Area (9-12) Number '7' Number '6' Start executable program	1.2 1.4 1.4 1.4 2.1	Save registers used in this sub program (MACPO calls) Save registers 9-12 (IECPCHVT)  Entry to Fortran - Assembler linkage	7 6
TABLE THREE TNREC TRANSF TWO	IA I I CSECT I	768F F F F F	Table of addresses Number '3' Total Number of Records Transfer K-planes Number '2'	1.4 1.3 H 1.4	Table containing relative addresses of records to be transferred  Total number of records on each drum Sub program for reading and writing K-planes, using 2 drums	3 2
VAR	RA		Array containing all the variables		Array containing all variables of the calculation which are in core	
WAITW WT	Label Label		Wait for Write? Write	5.4 7.1	Test whether to wait for completion of previous write Section for writing to drums	



```

1 *
2 *
3 *
4 *
5 *
6 *
7 *
8 *
9 *
10 *
11 *
12 *
13 *
14 *
15 *
16 *
17 *
18 *
19 *
20 *
21 *
22 *
23 *
24 *
25 *
26 *
27 *
28 *
29 *
30 *
31 *
32 *
33 *
34 *
35 *
36 *
37 *
38 *
39 *
40 *
41 *
42 *
43 *
44 *
45 *
46 *
47 *
48 *
49 *
50 *
51 *
52 *
53 *
54 *
55 *
56 *
57 *
58 *
59 *
60 *
61 *
62 *
63 *
64 *
65 *
66 *
67 *
68 *
69 *
70 *
71 *
72 *
73 *
74 *
75 *
76 *
77 *
78 *
79 *
80 *
81 *
82 *
83 *
84 *
85 *
86 *
87 *
88 *
89 *
90 *
91 *
92 *
93 *
94 *
95 *
96 *
97 *
98 *
99 *
100 *
101 *
102 *
103 *
104 *
105 *
106 *
107 *
108 *
109 *
110 *

```

SUBROUTINE SETORM(RW,STASTO,DIM,VAR,TABLE)

INITIATE THE K-PLANES, 4 AT EACH CALL  
EACH PLANE IS DIVIDED BETWEEN THE TWO DRUMS 1 AND 2  
THE BASIC SEQUENTIAL ACCESS METHOD IS USED (BSAM)  
OVERLAPPING IS NOT EMPLOYED AT THIS STAGE  
AS A CHECK, THE RECORDS CAN ALSO BE READ BACK INTO CORE

ARGUMENTS

\*RW SPECIFIES WHETHER THE PRESENT CALL TO THIS MODULE IS FOR READING OR  
\*WRITING. RW=1 INDICATES READING, RW=2 INDICATES WRITING

\*STASTO=1 MEANS FIRST CALL TO THIS MODULE, HENCE OPEN THE DATASETS  
\*STASTO=2 MEANS LAST CALL TO THIS MODULE, HENCE CLOSE THE DATASETS  
\*STASTO=0 ALL INTERMEDIATE CALLS

\*DIM IS AN INTEGER ARRAY WHICH STORES VARIABLES LIKE KCORE, NREC, RECLEV  
21 \* KCORE NUMBER OF K-PLANES IN CORE AT ONE TIME  
22 \* NREC NUMBER OF RECORDS IN 1/2 OF K-PLANE  
23 \* RECLEV RECORD LENGTH IN BYTES  
24 \* TNREC TOTAL NUMBER OF RECORDS ON ONE DRUM

\*VAR IS THE REAL ARRAY WHICH CONTAINS THE VARIABLES OF THE CALCULATION

\*TABLE STORES THE RELATIVE ADDRESS OF THE RECORDS WRITTEN ON DRUM

REFERENCES (REF/PAGE)

1 SUPERVISOR AND DATA MANAGEMENT INSTRUCTIONS  
2 SUPERVISOR AND DATA MANAGEMENT SERVICES  
3 2820 STORAGE CONTROL AND 2301 DRUM STORAGE  
4 SYSTEM PROGRAMMERS GUIDE  
5 PRINCIPLES OF OPERATION  
6 FORTRAN IV LG & HI PROGRAMMERS GUIDE

1. STORAGE

1.1. SET CONSTANTS FOR DEBUG R6/P132

DC X'7' CL7\*SETORM\*

1.2. SAVE AREA

SAVE AREA FOR REGISTERS

1.3. ARGUMENTS

RW=1 READ, RW=2 WRITE  
STASTO=1 START, STASTO=2 STOP  
BASE ADDRESS OF ARRAY DIM  
BASE ADDRESS OF VAR  
BASE ADDRESS OF TABLE

NUMBER OF K PLANES IN CORE  
NO. OF RECORDS IN 1/2 K PLANE  
RECORD LENGTH IN BYTES

1.4. INTERNAL VARIABLES AND CONSTANTS

CURRENT ADDRESS IN TABLE WHERE THE  
RELATIVE ADDRESS OF THE RECORD JUST  
WRITTEN ON DRUM IS TO BE STORED

2. DEFINE DATA EVENT CONTROL BLOCKS (DECB)

\*THE LIST FORMS OF THE MACRO INSTRUCTIONS CREATE THE DECB'S R1/P229  
\*SF MEANS READ OR WRITE SEQUENTIALLY R2/P101  
\*LIST FORM OF READ R1/P267

READ DECB1R, SF, INDCB1, MF=L  
F'0' EVENT CONTROL BLOCK  
X'00' TYPE FIELD  
X'80' TYPE FIELD  
AL2(0) LENGTH  
A(INDCB1) DCB ADDRESS  
A(0) AREA ADDRESS  
A(0) RECORD POINTER WORD

READ DECB2R, SF, INDCB2, MF=L  
F'0' EVENT CONTROL BLOCK  
X'00' TYPE FIELD  
X'80' TYPE FIELD  
AL2(0) LENGTH  
A(INDCB2) DCB ADDRESS  
A(0) AREA ADDRESS  
A(0) RECORD POINTER WORD

\*LIST FORM OF WRITE R1/P279

WRITE DECB1W, SF, OUTDCB1, MF=L  
F'0' EVENT CONTROL BLOCK  
X'00' TYPE FIELD  
X'20' TYPE FIELD  
AL2(0) LENGTH

```

111 *
112 *
113 *
114 *
115 *
116 *
117 *
118 *
119 *
120 *
121 *
122 *
123 *
124 *
125 *
126 *
127 *
128 *
129 *
130 *
131 *
132 *
133 *
134 *
135 *
136 *
137 *
138 *
139 *
140 *
141 *
142 *
143 *
144 *
145 *
146 *
147 *
148 *
149 *
150 *
151 *
152 *
153 *
154 *
155 *
156 *
157 *
158 *
159 *
160 *
161 *
162 *
163 *
164 *
165 *
166 *
167 *
168 *
169 *
170 *
171 *
172 *
173 *
174 *
175 *
176 *
177 *
178 *
179 *
180 *
181 *
182 *
183 *
184 *
185 *
186 *
187 *
188 *
189 *
190 *
191 *
192 *
193 *
194 *
195 *
196 *
197 *
198 *
199 *
200 *
201 *
202 *
203 *
204 *
205 *
206 *
207 *
208 *
209 *
210 *
211 *
212 *
213 *
214 *
215 *
216 *
217 *
218 *

```

DC A(OUTDCB1) DCB ADDRESS  
DC A(0) AREA ADDRESS  
DC A(0) RECORD POINTER WORD

WRITE DECB2W, SF, OUTDCB2, MF=L  
F'0' EVENT CONTROL BLOCK  
X'00' TYPE FIELD  
X'20' TYPE FIELD  
AL2(0) LENGTH  
A(OUTDCB2) DCB ADDRESS  
A(0) AREA ADDRESS  
A(0) RECORD POINTER WORD

3. DEFINE DATA CONTROL BLOCKS (DCB) R1/P49

\*PS MEANS BSAM R1/P50  
\*R = READ, W = WRITE, P = POINT (IMPLIES NOTE) R1/P59

INDCB1 DCB DDNAME=DSET1,DSORG=PS,MACRF=(RP)

DATA CONTROL BLOCK

OF'0' ORIGIN ON WORD BOUNDARY

DIRECT ACCESS DEVICE INTERFACE

BL16'0' F0AD, DVTBL  
A(0) KEYLE, DEVT, TRBAL

COMMON ACCESS METHOD INTERFACE

ALL(0) BUFNO  
AL3(1) BUFCB  
AL2(0) BUFL  
BL2'0100000000000000' DSOrg  
A(1) IOBAD

FOUNDATION EXTENSION

BL1'00000000' BFTEK, BFLN, HIARCHY  
AL3(1) EDDAD  
BL1'00000000' RECFM  
AL3(0) EXLST

FOUNDATION BLOCK

CL8'DSET1' DDNAME  
BL1'00000010' OFLGS  
BL1'00000000' IFLG  
BL2'0010010000000000' MACR

BSAM-BSAM-QSAM INTERFACE

BL1'00000000' RER1  
AL3(1) CHECK, GERR, PERR  
A(1) SYNAD  
H'0' CIND1, CIND2  
AL2(0) BLKSIZE  
F'0' WCPD, WCPL, OFFSR, OFFSW  
A(1) IOBA  
AL1(0) NCP  
AL3(1) EDBR, EOBAD

BSAM-BPAM INTERFACE

A(1) EDBW  
H'0' DIRECT  
AL2(0) LRECL  
A(1) CNTRL, NOTE, POINT

INDCB2 DCB DDNAME=DSET2,DSORG=PS,MACRF=(RP)

DATA CONTROL BLOCK

OF'0' ORIGIN ON WORD BOUNDARY

DIRECT ACCESS DEVICE INTERFACE

BL16'0' F0AD, DVTBL  
A(0) KEYLE, DEVT, TRBAL

COMMON ACCESS METHOD INTERFACE

ALL(0) BUFNO  
AL3(1) BUFCB  
AL2(0) BUFL  
BL2'0100000000000000' DSOrg  
A(1) IOBAD

FOUNDATION EXTENSION

BL1'00000000' BFTEK, BFLN, HIARCHY  
AL3(1) EDDAD  
BL1'00000000' RECFM  
AL3(0) EXLST

FOUNDATION BLOCK

CL8'DSET2' DDNAME  
BL1'00000010' OFLGS  
BL1'00000000' IFLG  
BL2'0010010000000000' MACR

BSAM-BPAM-QSAM INTERFACE

BL1'00000000' RER1  
AL3(1) CHECK, GERR, PERR

219*	DC	A(1) SYNAD	327*	DC	1 10BA
220*	DC	H'0' CIND1, CIND2	323*	DC	0) NCP
221*	DC	AL2(0) BLKSIZE	329*	DC	1) EOBK, EOBAD
222*	DC	F'0' WCPD, WCPL, OFFSR, OFFSW			
223*	DC	A(1) 10BA	331**		BSAM-BPAM INTERFACE
224*	DC	AL1(0) NCP	333*	DC	EOBW
225*	DC	AL3(1) EOBK, EOBAD	334*	DC	DIRECT
227**		BSAM-BPAM INTERFACE	335*	DC	0) LRECL
229*	DC	A(1) EOBW	336*	DC	CNTRL, NOTE, POINT
230*	DC	H'0' DIRECT	337 *		
231*	DC	AL2(0) LRECL	338 *		
232*	DC	A(1) CNTRL, NOTE, POINT	339 *L		FORTRAN-ASSEMBLER INTERFACE R6/P132
233 *			340 *		
234 OUTDCB1 OCB	DDNAME=DSET1,DSORG=PS,MACRF=(WP)		341 *L		4.1 STANDARD LINKAGE
		0000C	342 *		
236**		DATA CONTROL BLOCK	343 START	STH	2,12(13) SAVE REGISTERS 14,15 AND 0-12
237**			344	LA	AVE ADDRESS OF CURRENT SAVE AREA
238*OUTDCB1 DC	OF'0' ORIGIN ON WORD BOUNDARY	00004	345	ST	(12) STORE BACKWARD LINK IN CURRENT SAVE AREA
240**		DIRECT ACCESS DEVICE INTERFACE	346	ST	(13) STORE FORWARD LINK IN PREVIOUS SAVE AREA
242*	DC	BL16'0' FDAD,DVTBL	347	LA	2 13 NOW HOLDS ADDRESS OF CURRENT SAVE AREA
243*	DC	A(0) KEYLE,DEVT,TRBAL	348	DROP	
245**		COMMON ACCESS METHOD INTERFACE	349	USING	,13 NEW BASE ADDRESS
247*	DC	AL1(0) BUFNO	350 *		
248*	DC	AL3(1) BUFCB	351 *		
249*	DC	AL2(0) BUFL	352 *L		4.2. INTEGER ARGUMENTS
250*	DC	BL2'0100000000000000' DSORG	353 *		
251*	DC	A(1) 10BAD	354	L	1) TRANSFER BASE ADDRESS OF RW
253**		FOUNDATION EXTENSION	355	L	5,0(5)
255*	DC	BL1'00000000' BFTEK,RFLN,HIARCHY	00054	ST	5,RW
256*	DC	AL3(1) EOBAD	357 *		
257*	DC	BL1'00000000' RECFM	358	L	5,4(1) TRANSFER BASE ADDRESS OF STASTO
258*	DC	AL3(0) EXLST	359	L	5,0(5)
260**		FOUNDATION BLOCK	360	ST	5,STASTO
262*	DC	CL8'DSET1' DDNAME	361 *		
263*	DC	BL1'00000010' OFLGS	362 *L		4.3. TEST TYPE OF CALL
264*	DC	BL1'00000000' IFLG	363 *		
265*	DC	BL2'0000000000100100' MACR	364	L	3,RW
267**		BSAM-BPAM-QSAM INTERFACE	00078	S	3,ONE
269*	DC	BL1'00000000' RER1	0038E	BE	READING
270*	DC	AL3(1) CHECK, GERR, PERR	367 *		
271*	DC	A(1) SYNAD	00058	L	3,STASTO
272*	DC	H'0' CIND1, CIND2	00078	S	3,ONE
273*	DC	AL2(0) BLKSIZE	002C6	BNE	WNFIRST
274*	DC	F'0' WCPD, WCPL, OFFSR, OFFSW	370		IF STASTO NOT = 1 THEN BRANCH TO WNFIRST
275*	DC	A(1) 10BA	371 *		
276*	DC	AL1(0) NCP	372		
277*	DC	AL3(1) EOBK, EOBAD	373 *L		5. INITIAL CALL
279**		BSAM-BPAM INTERFACE	374 *		
281*	DC	A(1) EOBW	375 *L		5.1. INITIALIZE ARRAY BASE ADDRESSES
282*	DC	H'0' DIRECT	376 *		
283*	DC	AL2(0) LRECL	377	L	5,8(1)
284*	DC	A(1) CNTRL, NOTE, POINT	00008	ST	5,BADIM
285 *			0005C		BASE ADDRESS OF DIM
286 OUTDCB2 DCB	DDNAME=DSET2,DSORG=PS,MACRF=(WP)	0000C	379 *		
		00060	380	L	5,12(1)
288**		DATA CONTROL BLOCK	381	ST	5,BAVAR
289**			382 *		
290*OUTDCB2 DC	OF'0' ORIGIN ON WORD BOUNDARY	383	L	5,15(1)	
292**		DIRECT ACCESS DEVICE INTERFACE	384	ST	5,BATABLE
294*	DC	BL16'0' FDAD,DVTBL	385 *		BASE ADDRESS OF TABLE
295*	DC	A(0) KEYLE,DEVT,TRBAL	386 *L		5.2. STORE COMPONENTS OF *DIM*
297**		COMMON ACCESS METHOD INTERFACE	387 *		
299*	DC	AL1(0) BUFNO	388	L	5,BADIM
300*	DC	AL3(1) BUFCB	389 *		
301*	DC	AL2(0) BUFL	390	L	4,0(5)
302*	DC	BL2'0100000000000000' DSORG	391	ST	4,KCORE
303*	DC	A(1) 10BAD	392 *		
305**		FOUNDATION EXTENSION	393	L	4,4(5)
307*	DC	BL1'00000000' BFTEK,RFLN,HIARCHY	394	ST	4,NREC
308*	DC	AL3(1) EOBAD	395 *		
309*	DC	BL1'00000000' RECFM	396	L	4,8(5)
310*	DC	AL3(0) EXLST	397	ST	4,RECLEN
312**		FOUNDATION BLOCK	398 *		
314*	DC	CL8'DSET2' DDNAME	399 *L		5.3. OPEN THE DATA SETS R1/P129
315*	DC	BL1'00000010' OFLGS	400 *		
316*	DC	BL1'00000000' IFLG	401		
317*	DC	BL2'0000000000100100' MACR	402*		
319**		BSAM-BPAM-QSAM INTERFACE	403*		
321*	DC	BL1'00000000' RER1	404*		
322*	DC	AL3(1) CHECK, GERR, PERR	405*		
323*	DC	A(1) SYNAD	406*		
324*	DC	H'0' CIND1, CIND2	407 *		
325*	DC	AL2(0) BLKSIZE	408		
326*	DC	F'0' WCPD, WCPL, OFFSR, OFFSW	409*		
			410*		
			411*		
			412*		
			413*		
			414 *		
			415 *L		
			416 *		
			417	L	6,BATABLE
			418	ST	6,CJAD
			419 *		START STORING THE RELATIVE ADDRESS ON DRUM AT HEAD OF TABLE
			420 *		
			421 *L		6. PROGRAM FOR WRITING ON DRUMS
			422 *		
			423 *L		6.1. SPECIFY PROG. INTERRUPTION EXIT R1/P173
			424 *		
			425 WNFIRST	SPIE 0	PRODUCE A DUMP IF PROGRAM ABENDS
			426*	CNOP	2,4
			427*WNFIRST	LA	1,**12 LOAD BRANCH ADDRESS
			428*	BALR	1,1 BRANCH AROUND PARAMS.
			429*	DC	A(0) EXIT ROUTINE ADDRESS
			430*	DC	AL2(0) INTERRUPTION MASK
			431*	SVC	14 ISSUE SPIE SVC
			432 *		
			433 *L		6.2. INITIALIZE REGISTERS
			434 *		
			435	L	3,NREC
			435	L	4,KCORE
					NUMBER OF RECORDS IN EACH 1/2-PLANE
					NUMBER OF K-PLANES TO BE WRITTEN



```

437 L 5,BAVAR SPECIFICS ADDRESS FROM WHICH RECD IS TO
438 * BE MOVED
439 *
440 *L 6.3. WRITE RECORDS ON DRUM1
441 *
442 *OUTER LOOP OVER PLANES (R4)
443 *INNER LOOPS OVER RECORDS (R3)
444 *
445 WNEXT WRITE DECB1W,SF,,0(5),MF=E EXECUTE FORM R1/P280
446 WNEXT LA 1,DECB1W LOAD DECB ADDRESS
447 MVI 5(1),X'20' SET TYPE FIELD
448 LA 14,0(5) LOAD AREA ADDRESS
449 ST 14,12(1,0) STORE AREA ADDRESS
450 L 15,8(1,0) LOAD DCB ADDRESS
451 L 15,48(0,15) LOAD RDWR ROUTINE ADDR
452 BALR 14,15 LINK TO RDWR ROUTINE
453 *
454 CHECK DECB1W CHECK FOR COMPLETION OF WRITE R1/P37
455 LA 1,DECB1W LOAD PARAMETER REG 1
456 L 14,8(0,1) PICK JP DCB ADDRESS
457 L 15,52(0,14) LOAD CHECK ROUT. ADDR.
458 BALR 14,15 LINK TO CHECK ROUTINE
459 *
460 NOTE OUTDCB1 RETURN POSITION OF LAST BLOCK R1/P127
461 LA 1,OUTDCB1 LOAD PARAMETER REG 1
462 L 15,84(0,1) LOAD NOTE RTN ADDRESS
463 BALR 14,15 LINK TO NOTE ROUTINE
464 *
465 *MACRO NOTE RETURNS THE RELATIVE ADDRESS ON DRUM OF THE RECORD WHICH
466 *HAS JUST BEEN WRITTEN TO DRUM IN REG 1
467 *
468 L 6,CUAD
469 ST 1,0(6) STORE RELATIVE ADDRESS IN TABLE
470 LA 6,6(6) JPDAT CURRENT ADDRESS BY 4 BYTES
471 ST 6,CUAD STORE NEW CURRENT ADDRESS
472 A 5,RECLEN GET READY TO WRITE NEXT RECD
473 BCT 3,WNEXT RETURN TO WNEXT TO WRITE NEXT RECD
474 L 3,NREC REPEAT WRITE NREC TIMES
475 *
476 *L 6.4. WRITE RECORDS ON DRUM 2
477 *
478 *NOW WRITE THE NREC RECORDS OF THE SECOND HALF OF THE K PLANE TO DRUM2
479 *
480 WNEXT2 WRITE DECB2W,SF,,0(5),MF=E
481 WNEXT2 LA 1,DECB2W LOAD DECB ADDRESS
482 MVI 5(1),X'20' SET TYPE FIELD
483 LA 14,0(5) LOAD AREA ADDRESS
484 ST 14,12(1,0) STORE AREA ADDRESS
485 L 15,8(1,0) LOAD DCB ADDRESS
486 L 15,48(0,15) LOAD RDWR ROUTINE ADDR
487 BALR 14,15 LINK TO RDWR ROUTINE
488 *
489 CHECK DECB2W
490 LA 1,DECB2W LOAD PARAMETER REG 1
491 L 14,8(0,1) PICK JP DCB ADDRESS
492 L 15,52(0,14) LOAD CHECK ROUT. ADDR.
493 BALR 14,15 LINK TO CHECK ROUTINE
494 *
495 A 5,RECLEN
496 BCT 3,WNEXT2 REPEAT WRITING ON DRUM2 NREC TIMES
497 *
498 *L 6.5. PREPARE FOR NEXT K-PLANE
499 *
500 L 3,NREC
501 BCT 4,WNEXT1 REPEAT THE ABOVE KCORE TIMES
502 *
503 *L 6.6. TEST FOR COMPLETION
504 *
505 L 3,STASTO IF STASTO NOT = 2 DO NOT CLOSE DATASETS
506 S 3,T40
507 BNE FINISH
508 *
509 *L 6.7. CLOSE THE DATA SETS R1/P45
510 *
511 CLOSE (OUTDCB1)
512 CNDP 0,4
513 BAL 1,++B BRANCH AROUND LIST
514 DC AL1(128) OPTION BYTE
515 DC AL3(OUTDCB1) DCB ADDRESS
516 SVC 20 ISSUE CLOSE SVC
517 *
518 CLOSE (OUTDCB2)
519 CNDP 0,4
520 BAL 1,++B BRANCH AROUND LIST
521 DC AL1(128) OPTION BYTE
522 DC AL3(OUTDCB2) DCB ADDRESS
523 SVC 20 ISSUE CLOSE SVC
524 *
525 B FINISH
526 *
527 -----
528 *L 7. PROGRAM FOR READING FROM DRUMS
529 *
530 *PROGRAM FOR READING THE RECORDS WHICH HAVE BEEN WRITTEN
531 *TO THE DRUMS. THIS IS USED FOR CHECKING THAT THE DATA HAS BEEN WRITTEN
532 *CORRECTLY
533 *
534 *L 7.1. TEST WHETHER DATA SETS ARE OPEN
535 *
536 READING L 3,STASTO
537 S 3,ONE
538 BNE RNFIRST BRANCH IF STASTO.NE.1
539 *
540 *L 7.2. OPEN DATA SETS R1/P129
541 *
542 OPEN (INDCB1,(INPUT))
543 CNDP 0,4
544 BAL 1,++B LOAD REG1 W/LIST ADDR.
545 DC AL1(128) OPTION BYTE
546 DC AL3(INDCB1) DCB ADDRESS

```

```

547 SVC 19 ISSUE OPEN SVC
548 *
549 OPEN (INDCB2,(INPUT))
550 CNDP 0,4
551 BAL 1,++B LOAD REG1 W/LIST ADDR.
552 DC AL1(128) OPTION BYTE
553 DC AL3(INDCB2) DCB ADDRESS
554 SVC 19 ISSUE OPEN SVC
555 *
556 *L 7.3. INITIALIZE REGISTERS
557 *
558 RNFIRST L 4,KCORE NUMBER OF K-PLANES TO BE READ
559 L 5,BAVAR BASE ADDRESS OF FIRST RECD
560 L 3,NREC NUMBER OF RECORDS IN EACH 1/2-PLANE
561 *
562 *L 7.4. READ RECORDS FROM DRUM 1
563 *
564 *OUTER LOOP OVER PLANES (R4)
565 *INNER LOOPS OVER RECORDS (R3)
566 *
567 WNEXT1 READ DECB1R,SF,,0(5),MF=E
568 WNEXT1 LA 1,DECB1R LOAD DECB ADDRESS
569 MVI 5(1),X'80' SET TYPE FIELD
570 LA 14,0(5) LOAD AREA ADDRESS
571 ST 14,12(1,0) STORE AREA ADDRESS
572 L 15,8(1,0) LOAD DCB ADDRESS
573 L 15,48(0,15) LOAD RDWR ROUTINE ADDR
574 BALR 14,15 LINK TO RDWR ROUTINE
575 *
576 CHECK DECB1R
577 LA 1,DECB1R LOAD PARAMETER REG 1
578 L 14,8(0,1) PICK JP DCB ADDRESS
579 L 15,52(0,14) LOAD CHECK ROUT. ADDR.
580 BALR 14,15 LINK TO CHECK ROUTINE
581 *
582 A 5,RECLEN
583 BCT 3,WNEXT1
584 *
585 *L 7.5. READ RECORDS FROM DRUM 2
586 *
587 WNEXT2 READ DECB2R,SF,,0(5),MF=E
588 WNEXT2 LA 1,DECB2R LOAD DECB ADDRESS
589 MVI 5(1),X'80' SET TYPE FIELD
590 LA 14,0(5) LOAD AREA ADDRESS
591 ST 14,12(1,0) STORE AREA ADDRESS
592 L 15,8(1,0) LOAD DCB ADDRESS
593 L 15,48(0,15) LOAD RDWR ROUTINE ADDR
594 BALR 14,15 LINK TO RDWR ROUTINE
595 *
596 CHECK DECB2R
597 LA 1,DECB2R LOAD PARAMETER REG 1
598 L 14,8(0,1) PICK JP DCB ADDRESS
599 L 15,52(0,14) LOAD CHECK ROUT. ADDR.
600 BALR 14,15 LINK TO CHECK ROUTINE
601 *
602 A 5,RECLEN
603 BCT 3,WNEXT2
604 *
605 *L 7.6. PREPARE FOR NEXT K-PLANE
606 *
607 L 3,NREC
608 BCT 4,WNEXT1
609 *
610 *L 7.7. TEST FOR COMPLETION
611 *
612 L 3,STASTO
613 S 3,T40
614 BNE FINISH
615 *
616 *L 7.8. CLOSE THE DATA SETS
617 *
618 CLOSE (INDCB1)
619 CNDP 0,4
620 BAL 1,++B BRANCH AROUND LIST
621 DC AL1(128) OPTION BYTE
622 DC AL3(INDCB1) DCB ADDRESS
623 SVC 20 ISSUE CLOSE SVC
624 *
625 CLOSE (INDCB2)
626 CNDP 0,4
627 BAL 1,++B BRANCH AROUND LIST
628 DC AL1(128) OPTION BYTE
629 DC AL3(INDCB2) DCB ADDRESS
630 SVC 20 ISSUE CLOSE SVC
631 *
632 -----
633 *L 8. RETURN TO CALLING SUBPROGRAM R6/P133
634 *
635 *
636 FINISH L 13,4(13) RESTORE ADDRESS OF PREVIOUS SAVE AREA
637 LM 14,12,12(13) RESTORE REGISTERS 14,15 AND 0-12
638 MVI 12(13),X'FF' POINTER TO DEBUG ROUTINE FOR RE-ENTRY
639 RA 14
640 END

```





```

1 *
2 * SUBROUTINE TRANSF(CHOICE,MESHCR,RECNUM,NN,VAR,TABLE,DIM)
3 *
4 * READ AND WRITE ON TWO DRUMS USING EXCP
5 *
6 *-----
7 * ARGUMENTS
8 *
9 * CHOICE=1 WAIT FOR COMPLETION OF LAST READ THEN EXECUTE PRESENT READ
10 * CHOICE=2 WAIT FOR COMPLETION OF LAST READ THEN EXECUTE PRESENT WRITE
11 * CHOICE=3 WAIT FOR COMPLETION OF LAST READ ONLY
12 * CHOICE=4 SKIP WAIT THEN READ
13 * CHOICE=5 SKIP WAIT THEN WRITE
14 * CHOICE=6 WAIT FOR COMPLETION OF LAST WRITE AND THEN READ
15 * CHOICE=7 WAIT FOR COMPLETION OF LAST WRITE AND THEN WRITE
16 * CHOICE=8 WAIT FOR COMPLETION OF LAST WRITE ONLY
17 *
18 * MESHCR=MESH POINT IN CORE OF FIRST RECORD TO BE MOVED E.G.
19 * (I(1-I)+ (J-1)*PI+(K-1)*PIPJ)*NV
20 *
21 * RECNUM=STARTING RECORD NUMBER ON DRUM1 TO BE TRANSFERRED, THE SECOND
22 * DRUM IS TIED TO THE FIRST,HENCE RECNUM FOR DRUM2 IS THE SAME
23 *
24 * NN=1 THE FIRST TIME THE MODULE IS CALLED,HENCE OPEN DATASETS AS WELL
25 * AS TRANSFERRING BASE ADDRESSES OF FIXED ARRAYS AND CONVERT RELATIVE
26 * ADDRESS TO ABSOLUTE ADDRESS
27 *
28 * BAVAR IS BASE ADDRESS OF THE MAIN ARRAY VAR
29 *
30 * BATABL IS BASE ADDRESS OF TABLE OF RELATIVE ADDRESSES
31 *
32 * BADIM IS BASE ADDRESS OF ARRAY DIM
33 * KCORE NUMBER OF K-PLANES IN CORE AT ONE TIME
34 * NREC NUMBER OF RECORDS IN 1/2 OF K-PLANE
35 * RECLEV RECORD LENGTH IN BYTES
36 * TNREC TOTAL NUMBER OF RECORDS ON ONE DRUM
37 *
38 *-----
39 * REFERENCES (REF/PAGE)
40 *
41 * 1 SUPERVISOR AND DATA MANAGEMENT INSTRUCTIONS
42 * 2 SUPERVISOR AND DATA MANAGEMENT SERVICES
43 * 3 2320 STORAGE CONTROL AND 2301 DRUM STORAGE
44 * 4 SYSTEM PROGRAMMERS GUIDE
45 * 5 PRINCIPLES OF OPERATION
46 * 6 FORTRAN IV (G & H) PROGRAMMERS GUIDE
47 *
48 *-----
49 *
50 TRANSF CSECT
51 USING *,15
52 B START
53 *
54 *-----
55 *L 1. STORAGE
56 *
57 *L 1.1. SET CONSTANTS FOR DEBUG R6/P132
58 *
59 DC X'7'
60 DC CL7'TRANSF'
61 *
62 *L 1.2. SAVE AREA
63 *
64 SAVE DS 10F SAVE AREA FOR REGISTERS
65 *
66 *L 1.3. ARGUMENTS
67 *
68 CHOICE DS F OPTIONS FOR READ,WRITE,WAIT
69 MESHCR DS F MESH POINT IN CORE WHERE RECORD IS TO BE
70 MOVED
71 RECNUM DS F STARTING RECORD NO. ON DRUM1 TO BE
72 TRANSFERRED
73 NN DS F =1 THE FIRST TIME MODULE IS CALLED
74 BAVAR DS F BASE ADDRESS OF DATA ARRAY VAR
75 BATABL DS F BASE ADDRESS OF TABLE
76 BADIM DS F BASE ADDRESS OF ARRAY DIM
77 RECLEV DS F RECORD LENGTH
78 TNREC DS F TOTAL NO. OF RECORDS ON EACH DRUM
79 *
80 *L 1.4. INTERNAL VARIABLES AND CONSTANTS
81 *
82 ANCORE DS F ADDRESS IN CORE OF FIRST RECORD TO BE
83 MOVED
84 BADMTAB1 DS F BASE ADDRESS OF TABLE CONTAINING ABSOLUTE
85 ADDRESSES OF SEQUENTIAL RECORDS ON DRUM1
86 BADMTAB2 DS F BASE ADDRESS OF TABLE CONTAINING ABSOLUTE
87 ADDRESSES OF SEQUENTIAL RECORDS ON DRUM2
88 CUDAS DS F CONTAINS CURRENT ADDRESS IN DMTAB WHERE
89 THE ABSOLUTE ADDRESS OF A RECORD IS TO BE
90 STORED
91 DISPLA DS F RECNUM*8,DISPLACEMENT IN BYTES FROM THE
92 START OF DMTAB
93 POINT1 DS F CONTAINS ADDRESS AT WHICH THE ABSOLUTE
94 ADDRESS ON DRUM1 OF FIRST RECORD TO BE
95 MOVED IS TO BE FOUND
96 POINT2 DS F CONTAINS ADDRESS AT WHICH THE ABSOLUTE
97 ADDRESS ON DRUM2 OF FIRST RECORD TO BE
98 MOVED IS TO BE FOUND
99 SAVE9 DS 4F SAVE AREA FOR REGISTERS 9--12
100 *
101 ONE DC F'1'
102 TWO DC F'2'
103 THREE DC F'3'
104 FOUR DC F'4'
105 FIVE DC F'5'
106 SIX DC F'6'
107 SEVEN DC F'7'
108 EIGHT DC F'8'
109 *
110 *-----

```

```

111 *L 2. FORTRAN-ASSEMBLER INTERFACE R6/P132
112 *
113 *L 2.1. STANDARD LINKAGE
114 *
115 START STM 14,12,12(13) SAVE REGISTERS 14,15 AND 0-12
116 LA 12,SAVE ADDRESS OF CURRENT SAVE AREA
117 ST 13,4(12) STORE BACKWARD LINK IN CURRENT SAVE AREA
118 ST 12,9(13) STORE FORWARD LINK IN PREVIOUS SAVE AREA
119 LR 13,12 13 NOW HOLDS ADDRESS OF CURRENT SAVE AREA
120 DROP 15
121 USING SAVE,13 NEW BASE ADDRESS
122 *
123 *L 2.2. INTEGER ARGUMENTS
124 *
125 L 5,0(1)
126 L 5,0(5)
127 ST 5,CHOICE
128 *
129 L 5,4(1)
130 L 5,0(5)
131 ST 5,MESHCR
132 *
133 L 5,8(1)
134 L 5,0(5)
135 ST 5,RECNUM
136 *
137 L 5,12(1)
138 L 5,0(5)
139 ST 5,NN
140 *
141 *L 2.3. TEST FOR INITIAL CALL
142 *
143 S ONE
144 BNE NOOPEN DATA SETS ARE NOW OPEN IF NV.NE.1
145 *
146 *-----
147 *L 3. INITIAL CALL
148 *
149 *L 3.1. INITIALIZE ARRAY BASE ADDRESSES
150 *
151 L 5,15(1)
152 ST 5,BAVAR
153 *
154 L 5,20(1)
155 ST 5,BATABL
156 *
157 L 5,25(1)
158 ST 5,BADIM
159 *
160 *L 3.2. STORE LAST 2 COMPONENTS OF *DIM*
161 *
162 L 4,8(5)
163 ST 4,RECLEV RECORD LENGTH
164 *
165 L 4,12(5)
166 ST 4,TNREC TOTAL NO. OF RECORDS ON ONE DRUM
167 *
168 *L 3.3. OPEN THE DATA SETS FOR EXCP
169 *
170 *OPEN CONSTRUCTS DEB IN SUPERVISOR, AND INITIALIZES DCB R4/P84
171 *
172 OPEN (DCBRI,(INPUT))
173 CNOP 0,4
174 BAL 1,*,8 LOAD REG1 W/LIST ADDR.
175 DC AL1(128) OPTION BYTE
176 DC AL3(DCBRI) DCB ADDRESS
177 SVC 19 ISSUE OPEN SVC
178 *
179 OPEN (DCBR2,(INPJT))
180 CNOP 0,4
181 BAL 1,*,8 LOAD REG1 W/LIST ADDR.
182 DC AL1(128) OPTION BYTE
183 DC AL3(DCBR2) DCB ADDRESS
184 SVC 19 ISSUE OPEN SVC
185 *
186 OPEN (DCBWL,(OUTPUT))
187 CNOP 0,4
188 BAL 1,*,8 LOAD REG1 W/LIST ADDR.
189 DC AL1(143) OPTION BYTE
190 DC AL3(DCBWL) DCB ADDRESS
191 SVC 19 ISSUE OPEN SVC
192 *
193 OPEN (DCBW2,(OUTPUT))
194 CNOP 0,4
195 BAL 1,*,8 LOAD REG1 W/LIST ADDR.
196 DC AL1(143) OPTION BYTE
197 DC AL3(DCBW2) DCB ADDRESS
198 SVC 19 ISSUE OPEN SVC
199 *
200 *L 3.4. REQUEST STORAGE FOR ADDRESSES R1/P111
201 *
202 GETMAIN R,LV=1600 REQUEST STORAGE AREA 1600 BYTES LONG
203 LA 0,1500(3,0) LOAD LENGTH
204 BAL 1,*,4 INDICATE GETMAIN
205 SVC 10 ISSUE GETMAIN SVC
206 ST 1,BADMTAB1 BASE ADDRESS OF STORAGE AREA RETURNED IN
207 REG 1, STORE IN BADMTAB1
208 *
209 GETMAIN R,LV=1600 REQUEST STORAGE AREA
210 LA 0,1500(3,0) LOAD LENGTH
211 BAL 1,*,4 INDICATE GETMAIN
212 SVC 10 ISSUE GETMAIN SVC
213 ST 1,BADMTAB2
214 *
215 *L 3.5. CONVERT ADDRESSES
216 *
217 *CONVERSION IS CARRIED OUT BY SYSTEM ROUTINE IECPCNV
218 *CONVERT FROM RELATIVE ADDRESS TO ABSOLUTE ADDRESS ON DRUM1 R4/P100
219 *
220 L 4,TNREC

```

```

221 L 7,BATABLE RELATIVE ADDRESS IS IN TABLE
222 STM 9,12,SAVE9 SAVE REGISTERS 9--12
223 LR 8,13 BASE REG 13 IS SAVED IN REG 8
224 L 1,DCBR1+44 ADDRESS OF DATA EXTENT BLOCK(DEB)
225 L 2,BADMTAB1 REG 2 CONTAINS CURRENT ADDRESS WHERE
226 ST 2,CJDA ABSOLUTE ADDRESS ON DRUM1 IS TO BE STORED
227 *
228 *LOOP OVER RECORDS
229 AGAIN1 L 0,0(17) RELATIVE ADDRESS IS CONTAINED IN REG 0
230 L 3,16(10) ADDRESS OF CVCICOMMUNICATION VECTOR TABLE
231 *
232 L 15,28(13) AT ABSOLUTE LOCATION 16
233 BALR 14,15 ENTRY POINT OF IEPCNVT
234 LR 13,8 BRANCH TO CONVERSION MODULE
235 LM 9,12,SAVE9 RELOAD BASE REGISTER
236 LA 7,4(17) RELOAD REGISTERS 9--12
237 L 2,CJDA MOVE TO NEXT RELATIVE ADDRESS
238 LA 2,8(2) ABSOLUTE ADDRESS IS 8 BYTES LONG
239 ST 2,CJDA
240 BCT 4,AGAIN1 REPEAT FOR NEXT RECORD
241 *
242 *REPEAT THE ABOVE PROCEDURE FOR DRUM2
243 L 1,1NREC
244 STM 9,12,SAVE9
245 LR 8,13 ADDRESS OF DATA EXTENT BLOCK(IDEB)
246 L 1,DCBR2+44
247 L 2,BADMTAB2
248 ST 2,CJDA
249 *
250 *LOOP OVER RECORDS
251 AGAIN2 L 0,0(17)
252 L 3,16(10)
253 L 15,28(13)
254 BALR 14,15
255 LR 13,8
256 LM 9,12,SAVE9
257 LA 7,4(17)
258 L 2,CJDA
259 LA 2,8(2)
260 ST 2,CJDA
261 BCT 4,AGAIN2
262 *
263 *
264 *L 3.6. INSERT RECORD LENGTHS IN CCW R3/P10
265 *
266 *THE FLAGS ARE OVERRITTEN AND ARE THEREFORE RESTORED
267 L 3,RELEN
268 *
269 *READ FROM DRUM1
270 ST 3,AR1+4 MOVE RECORD LENGTH INTO CCW READ DATA
271 MVI AR1+4,X'40'
272 ST 3,BR1+4 MOVE RECORD LENGTH INTO CCW READ DATA
273 MVI BR1+4,X'40'
274 ST 3,CR1+4 MOVE RECORD LENGTH INTO CCW READ DATA
275 MVI CR1+4,X'40'
276 *
277 ST 3,DR1+4 MOVE RECORD LENGTH INTO CCW READ DATA
278 MVI DR1+4,X'40'
279 *
280 *READ FROM DRUM2
281 ST 3,AR2+4 MOVE RECORD LENGTH INTO CCW READ DATA
282 MVI AR2+4,X'40'
283 ST 3,BR2+4 MOVE RECORD LENGTH INTO CCW READ DATA
284 MVI BR2+4,X'40'
285 ST 3,CR2+4 MOVE RECORD LENGTH INTO CCW READ DATA
286 MVI CR2+4,X'40'
287 ST 3,DR2+4 MOVE RECORD LENGTH INTO CCW READ DATA
288 MVI DR2+4,X'40'
289 *
290 *WRITE TO DRUM1
291 ST 3,AW1+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
292 MVI AW1+4,X'40'
293 ST 3,BW1+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
294 MVI BW1+4,X'40'
295 ST 3,CW1+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
296 MVI CW1+4,X'40'
297 ST 3,DW1+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
298 MVI DW1+4,X'40'
299 *
300 *WRITE TO DRUM2
301 ST 3,AW2+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
302 MVI AW2+4,X'40'
303 ST 3,BW2+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
304 MVI BW2+4,X'40'
305 ST 3,CW2+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
306 MVI CW2+4,X'40'
307 ST 3,DW2+4 MOVE RECORD LENGTH INTO CCW WRITE DATA
308 MVI DW2+4,X'40'
309 *
310 *L 4. PREPARE FOR INPUT/OUTPUT
311 *
312 *L 4.1. SPECIFY PROG. INTERRUPTION EXIT R2/P42
313 *
314 *L 4.2. REQUEST DUMP IF PROGRAM ABEYDS
315 *
316 *L 4.3. CALCULATE ADDRESSES
317 *
318 *L 4.4. SET UP AND EXECUTE READ PROGRAM
319 *
320 *
321 *
322 *
323 *
324 *
325 *
326 *
327 *
328 *
329 *
330 *

```

```

331 M 4,EIGHT (RECNUM-1)*8
332 ST 5,DISPLA DISPLA=(RECNUM-1)*8
333 *
334 A 5,BADMTAB1 BADMTAB1+(RECNUM-1)*8
335 ST 5,POINT1 POINTS TO ABSOLUTE ADDRESS ON DRUM1
336 *
337 L 5,DISPLA
338 A 5,BADMTAB2
339 ST 5,POINT2 POINTS TO ABSOLUTE ADDRESS OF THE
CORRESPONDING RECORD ON DRUM2
340 *
341 *
342 *L 4.3. WAIT FOR READ IF CHOICE=1,2,3
343 *
344 L 5,CHOICE
345 S 5,THREE
346 WAITW BRANCH IF CHOICE.GT.3
347 *
348 *
349 *L 5. WAIT FOR COMPLETION OF PREVIOUS I/O R1/P205
350 *
351 *THE FOLLOWING SECTION USES THE WAIT MACRO TO CHECK IF PREVIOUS WRITE
352 *OR READ OPERATION HAS BEEN COMPLETED,IF NOT THE SYSTEM WAITS FOR ITS
353 *COMPLETION BEFORE ISSUING ITS NEXT READ OR WRITE
354 *COMPLETION SHOWS UP AS X'7F' IN EVENT CONTROL BLOCK(ECB)
355 *
356 *L 5.1. WAIT FOR COMPLETION OF READ
357 *
358 WAIT ECB=ECBR1
359 LA 1,ECBR1 LOAD PARAMETER REG 1
360 LA 0,1(0,0) COUNT OMITTED,1 USED
361 SVC 1 LINK TO WAIT ROUTINE
362 *
363 WAIT ECB=ECBR2
364 LA 1,ECBR2 LOAD PARAMETER REG 1
365 LA 0,1(0,0) COUNT OMITTED,1 USED
366 SVC 1 LINK TO WAIT ROUTINE
367 *
368 *L 5.2. TEST FOR SUCCESS, FAIL IF NOT
369 *
370 CLI ECBR1,X'7F' CHECK IF ECBR1 CONTAINS '7F' R4/P89
371 BE OKR1 BRANCH IF EVENT COMPLETED
372 DC X'0000' ILLEGAL INSTRUCTION TO FORCE DUMP
373 OKR1 ECBR1(4),ECBR1 ZERO ECBR1
374 *
375 CLI ECBR2,X'7F' CHECK IF ECBR2 CONTAINS '7F'
376 BE OKR2 BRANCH IF EVENT COMPLETED
377 DC X'0000' ILLEGAL INSTRUCTION TO FORCE DUMP
378 OKR2 ECBR2(4),ECBR2 ZERO ECBR2
379 *
380 *L 5.3. TEST CHOICE (1,2 OR 3)
381 *
382 L 5,CHOICE
383 S 5,THREE
384 BE FINISH BRANCH TO FINISH IF CHOICE=3
385 *
386 L 5,CHOICE
387 S 5,ONE
388 BE RD BRANCH TO RD IF CHOICE=1
389 B WT BRANCH TO WT IF CHOICE=2
390 *
391 *L 5.4. TEST CHOICE (4-8)
392 *
393 WAITW L 5,CHOICE
394 S 5,FIVE
395 BE WT BRANCH TO WT IF CHOICE=5
396 *
397 L 5,CHOICE
398 S 5,FOUR
399 BE RD BRANCH TO RD IF CHOICE=4
400 *
401 *L 5.5. WAIT FOR COMPLETION OF WRITE
402 *
403 *WAIT FOR COMPLETION OF WRITE WHICH WOULD SHOW UP AS X'7F' IN ECB
404 *
405 WAIT ECB=ECBW1
406 LA 1,ECBW1 LOAD PARAMETER REG 1
407 LA 0,1(0,0) COUNT OMITTED,1 USED
408 SVC 1 LINK TO WAIT ROUTINE
409 *
410 WAIT ECB=ECBW2
411 LA 1,ECBW2 LOAD PARAMETER REG 1
412 LA 0,1(0,0) COUNT OMITTED,1 USED
413 SVC 1 LINK TO WAIT ROUTINE
414 *
415 *L 5.6. TEST FOR SUCCESS, FAIL IF NOT
416 *
417 CLI ECBW1,X'7F' CHECK IF ECBW1 CONTAINS '7F'
418 BE OKW1 BRANCH IF EVENT SUCCESSFULLY COMPLETED
419 DC X'0000' ILLEGAL INSTRUCTION TO FORCE DUMP
420 OKW1 ECBW1(4),ECBW1 ZERO ECBW1
421 *
422 CLI ECBW2,X'7F' CHECK IF ECBW2 CONTAINS '7F'
423 BE OKW2 BRANCH IF EVENT SUCCESSFULLY COMPLETED
424 DC X'0000' ILLEGAL INSTRUCTION TO FORCE DUMP
425 OKW2 ECBW2(4),ECBW2 ZERO ECBW2
426 *
427 *L 5.7. TEST CHOICE (6,7 OR 8)
428 *
429 L 5,CHOICE
430 S 5,EIGHT
431 BE FINISH BRANCH TO FINISH IF CHOICE=8
432 *
433 L 5,CHOICE
434 S 5,SEVEN
435 BE WT BRANCH TO WT IF CHOICE=7
436 *
437 *
438 *
439 *L 5. SET UP AND EXECUTE READ PROGRAM
440 *

```



```

441 *CHOICE 1,4 OR 6
442 *HERE FOLLOWS PROGRAM FOR READ WITH CHAINING OVER 4 RECORDS ON 4 TRACKS
443 *
444 *L
445 *
446 *L 4,POINT1 ADDRESS AT WHICH THE ABSOLUTE ADDRESS OF
447 * THE FIRST RECORD TO BE READ ON DRJM1 IS
448 * TO BE FOUND
449 *L 5,POINT2 ADDRESS AT WHICH THE ABSOLUTE ADDRESS OF
450 * THE FIRST RECORD TO BE READ ON DRJM2 IS
451 * TO BE FOUND
452 *
453 *L
454 *
455 *XC ECBR1(4),ECBR1 ZERO ECBR1
456 *XC ECBR2(4),ECBR2 ZERO ECBR2
457 *
458 *L
459 *
460 *COMMAND CHAINING 4, COMPLETION CODE 7F R4/P87
461 *MVC IOBR1(5),X'400000007F' MOVE 5 BYTES INTO IOBR1 R4/P89
462 *MVC IOBR2(5),X'400000007F' MOVE 5 BYTES INTO IOBR2
463 *SEEK ADDRESS 88CCHHR R4/P88
464 *MVC IOBR1+32(8),0(4) ADDRESS OF RECORD MOVED INTO
465 * IOBR1+32
466 *MVC IOBR2+32(8),0(5) ADDRESS OF RECORD MOVED INTO
467 * IOBR2+32
468 *
469 *L
470 *
471 *FULL DISC ADDRESS F0AD-M88CCHHR R4/P81
472 *MVC DCBR1+5(8),0(4) ADDRESS OF RECORD MOVED INTO
473 * DCBR1+5
474 *MVC DCBR2+5(8),0(5) ADDRESS OF RECORD MOVED INTO
475 * DCBR2+5
476 *
477 *L
478 *
479 *THE CODES ARE OVERWRITTEN AND ARE THEREFORE REPLACED
480 *
481 *DRUM1
482 *L 7,ADCORE LOAD REG 7 WITH ADDRESS IN CORE
483 *ST 7,AR1 MOVE ADDRESS IN CORE OF FIRST RECORD INTO
484 * CHANNEL COMMAND WORD(CCW)
485 *MVI AR1,X'86' INDICATES READ WITH MULTIPLE TRACK OPTION
486 * IN CCW
487 *A 7,RECLEIN INCREMENT ADDRESS
488 *ST 7,BR1 MOVE ADDRESS IN CORE OF SECOND RECORD INTO
489 * CCW
490 *MVI BR1,X'86' MOVE '86' INTO BR1
491 *A 7,RECLEIN INCREMENT ADDRESS
492 *ST 7,CR1 MOVE ADDRESS IN CORE OF THIRD RECORD INTO
493 * CCW
494 *MVI CR1,X'86'
495 *A 7,RECLEIN
496 *ST 7,DR1 MOVE ADDRESS IN CORE OF FOURTH RECORD INTO
497 * CCW
498 *MVI DR1,X'86'
499 *
500 *REPEAT SETTING UP FOR DRJM2
501 *A 7,RECLEIN
502 *ST 7,AR2
503 *MVI AR2,X'86'
504 *A 7,RECLEIN
505 *ST 7,BR2
506 *MVI BR2,X'86'
507 *A 7,RECLEIN
508 *ST 7,CR2
509 *MVI CR2,X'86'
510 *A 7,RECLEIN
511 *ST 7,DR2
512 *MVI DR2,X'86'
513 *
514 *L
515 *
516 *EXCP IOBR1 EXECUTE CHANNEL PROGRAM USING IOBR1
517 *LA 1,IOBR1 LOAD PARAMETER REG 1
518 *SVC 0 ISSUE SVC FOR EXCP
519 *
520 *EXCP IOBR2 EXECUTE CHANNEL PROGRAM USING IOBR2
521 *LA 1,IOBR2 LOAD PARAMETER REG 1
522 *SVC 0 ISSUE SVC FOR EXCP
523 *
524 *R FINISH
525 *
526 *
527 *
528 *L
529 *
530 *CHOICE 2,5 OR 7
531 *HERE FOLLOWS PROGRAM FOR WRITE WITH CHAINING OVER 4 RECORDS ON 4
532 * TRACKS
533 *
534 *L
535 *
536 *L 4,POINT1 ADDRESS AT WHICH THE ABSOLUTE ADDRESS OF
537 * THE FIRST RECORD TO BE WRITTEN ON DRUM1 IS
538 * TO BE FOUND
539 *L 5,POINT2 ADDRESS AT WHICH THE ABSOLUTE ADDRESS OF
540 * THE FIRST RECORD TO BE WRITTEN ON DRJM2 IS
541 * TO BE FOUND
542 *
543 *L
544 *
545 *XC ECBW1(4),ECBW1 ZERO ECBW1
546 *XC ECBW2(4),ECBW2 ZERO ECBW2
547 *
548 *L
549 *
550 *MVC IOBW1(5),X'400000007F' MOVE 5 BYTES INTO IOBW1
551 *
552 *MVC IOBW2(5),X'400000007F' MOVE 5 BYTES INTO IOBW2
553 * ADDRESS ON DRUM1 MOVED INTO
554 * IOBW1+32
555 * ADDRESS ON DRUM2 MOVED INTO
556 * IOBW2+32
557 *
558 *L
559 *
560 *MVC DCBW1+5(8),0(4) ADDRESS ON DRUM1 MOVED INTO
561 * DCBW1+5
562 *MVC DCBW2+5(8),0(5) ADDRESS ON DRUM2 MOVED INTO
563 * DCBW2+5
564 *
565 *L
566 *
567 *MVC CCHHR1(5),3(4) ADDRESS ON DRUM1 OF FIRST RECORD
568 * IS MOVED INTO A REGION NAMED
569 * CCHHR READY FOR USE BY CCW, ONLY
570 * 5 BYTES OF THE 8-BYTE ADDRESS
571 * ARE NEEDED
572 *MVC CCHHR2(5),3(5) INCREMENT ADDRESS
573 *LA 4,8(4) INCREMENT ADDRESS
574 *LA 5,8(5) INCREMENT ADDRESS
575 *MVC CCHHR1+5(5),3(4) MOVE ADDRESS ON DRUM OF SECOND
576 * RECORD
577 *MVC CCHHR2+5(5),3(5) INCREMENT ADDRESS
578 *LA 4,8(4) INCREMENT ADDRESS
579 *LA 5,8(5) INCREMENT ADDRESS
580 *MVC CCHHR1+10(5),3(4) MOVE ADDRESS ON DRUM OF THIRD
581 * RECORD
582 *LA 4,8(4) INCREMENT ADDRESS
583 *LA 5,8(5) INCREMENT ADDRESS
584 *MVC CCHHR1+15(5),3(4) MOVE ADDRESS ON DRUM OF FOURTH
585 * RECORD
586 *MVC CCHHR2+15(5),3(5)
587 *
588 *L
589 *
590 *DRUM1
591 *L 7,ADCORE LOAD REG 7 WITH ADDRESS IN CORE OF FIRST
592 * RECORD TO BE WRITTEN
593 *ST 7,AR1 MOVE ADDRESS IN CORE OF FIRST RECORD INTO
594 * CCW
595 *MVI AR1,X'05' 05 INDICATES WRITE
596 *A 7,RECLEIN INCREMENT ADDRESS
597 *ST 7,BR1 COPY ADDRESS IN CORE OF SECOND RECORD INTO
598 * CCW
599 *MVI BR1,X'05' 05 INDICATES WRITE
600 *A 7,RECLEIN
601 *ST 7,CR1 COPY ADDRESS IN CORE OF THIRD RECORD INTO
602 * CCW
603 *MVI CR1,X'05' 05 INDICATES WRITE
604 *A 7,RECLEIN
605 *ST 7,DR1 COPY ADDRESS IN CORE OF FOURTH RECORD INTO
606 * CCW
607 *MVI DR1,X'05' 05 INDICATES WRITE
608 *A 7,RECLEIN
609 *
610 *REPEAT FOR DRJM2
611 *ST 7,AR2
612 *MVI AR2,X'05' 05 INDICATES WRITE
613 *A 7,RECLEIN
614 *ST 7,BR2
615 *MVI BR2,X'05' 05 INDICATES WRITE
616 *A 7,RECLEIN
617 *ST 7,CR2
618 *MVI CR2,X'05' 05 INDICATES WRITE
619 *A 7,RECLEIN
620 *ST 7,DR2
621 *MVI DR2,X'05' 05 INDICATES WRITE
622 *
623 *L
624 *
625 *EXCP IOBW1 EXECUTE CHANNEL PROGRAM USING IOBW1
626 *LA 1,IOBW1 LOAD PARAMETER REG 1
627 *SVC 0 ISSUE SVC FOR EXCP
628 *
629 *EXCP IOBW2 EXECUTE CHANNEL PROGRAM USING IOBW2
630 *LA 1,IOBW2 LOAD PARAMETER REG 1
631 *SVC 0 ISSUE SVC FOR EXCP
632 *
633 *
634 *L
635 *
636 *FINISH L 13,4(13) RESTORE ADDRESS OF PREVIOUS SAVE AREA
637 *LA 14,12(13) RESTORE REGISTERS 14,15 AND 0-12
638 *MVI 12(13),X'FF' POINTER TO DEBUG ROUTINE FOR RE-ENTRY
639 *BR 14 RETURN
640 *
641 *
642 *L
643 *
644 *L
645 *
646 *SPECIFY EXCP, DIRECT ACCESS, BSAM ORGANIZATION (PS) R4/P80
647 *FJR DATA-SET ORGANIZATION SEE REF.2/PAGE 71 ET SEQ.
648 *
649 *DCB+1 DCB DDNAME=DSSET1,MACRF=(E),DEV=DA,DSORG=PS
650 *
651 *L
652 *
653 *DCB+1 DC OF'D' ORIGIN ON WORD BOUNDARY
654 *
655 *L
656 *
657 *DC BLIS'D' F0AD,DVTGL
658 *DC A(0) KEYLE,DEVT,TRBAL

```

## 660+\* COMMON ACCESS METHOD INTERFACE

662+ DC AL1(0) BJFNO  
 663+ DC AL3(1) BJFCB  
 664+ DC AL2(0) BJFL  
 665+ DC BL2'0100000000000000' D5ORG  
 666+ DC A(1) I0B8D

## 663+\* FOUNDATION EXTENSION

670+ DC BL1'00000000' BFTEK,BFLV,HIARCHY  
 671+ DC AL3(1) E0DAD  
 672+ DC BL1'00000000' RECFM  
 673+ DC AL3(0) EXLST

## 675+\* FOUNDATION BLOCK

677+ DC CLR'DSET1' DDNAME  
 678+ DC BL1'00000010' DFLGS  
 679+ DC BL1'00000000' IFLG  
 680+ DC BL2'110100000001000' MACR  
 681 \*  
 682 DCB2 DCB DDNAME=DSET2,MACRF=(F),DEVD=DA,DSORG=PS

## 684+\* DATA CONTROL BLOCK

685+\*  
 686+DCB2 DC OF'D' ORIGIN ON WORD BOUNDARY

## 688+\* DIRECT ACCESS DEVICE INTERFACE

690+ DC BL15'D' F0AD,DVTBL  
 691+ DC A(0) KEYLE,DEVT,TRBAL

## 693+\* COMMON ACCESS METHOD INTERFACE

695+ DC AL1(0) BJFNO  
 696+ DC AL3(1) BJFCB  
 697+ DC AL2(0) BJFL  
 698+ DC BL2'0100000000000000' D5ORG  
 699+ DC A(1) I0B8D

## 701+\* FOUNDATION EXTENSION

703+ DC BL1'00000000' BFTEK,BFLV,HIARCHY  
 704+ DC AL3(1) E0DAD  
 705+ DC BL1'00000000' RECFM  
 706+ DC AL3(0) EXLST

## 708+\* FOUNDATION BLOCK

710+ DC CLR'DSET2' DDNAME  
 711+ DC BL1'00000010' DFLGS  
 712+ DC BL1'00000000' IFLG  
 713+ DC BL2'110100000001000' MACR

714 \*  
 715 DCB1 DCB DDNAME=DSET1,MACRF=(F),DEVD=DA,DSORG=PS

## 717+\* DATA CONTROL BLOCK

718+\*  
 719+DCB1 DC OF'D' ORIGIN ON WORD BOUNDARY

## 721+\* DIRECT ACCESS DEVICE INTERFACE

723+ DC BL15'D' F0AD,DVTBL  
 724+ DC A(0) KEYLE,DEVT,TRBAL

## 726+\* COMMON ACCESS METHOD INTERFACE

728+ DC AL1(0) BJFNO  
 729+ DC AL3(1) BJFCB  
 730+ DC AL2(0) BJFL  
 731+ DC BL2'0100000000000000' D5ORG  
 732+ DC A(1) I0B8D

## 734+\* FOUNDATION EXTENSION

736+ DC BL1'00000000' BFTEK,BFLV,HIARCHY  
 737+ DC AL3(1) E0DAD  
 738+ DC BL1'00000000' RECFM  
 739+ DC AL3(0) EXLST

## 741+\* FOUNDATION BLOCK

743+ DC CLR'DSET1' DDNAME  
 744+ DC BL1'00000010' DFLGS  
 745+ DC BL1'00000000' IFLG  
 746+ DC BL2'110100000001000' MACR  
 747 \*  
 748 DCB2 DCB DDNAME=DSET2,MACRF=(F),DEVD=DA,DSORG=PS

## 750+\* DATA CONTROL BLOCK

751+\*  
 752+DCB2 DC OF'D' ORIGIN ON WORD BOUNDARY

## 754+\* DIRECT ACCESS DEVICE INTERFACE

756+ DC BL15'D' F0AD,DVTBL  
 757+ DC A(0) KEYLE,DEVT,TRBAL

## 759+\* COMMON ACCESS METHOD INTERFACE

761+ DC AL1(0) BJFNO  
 762+ DC AL3(1) BJFCB  
 763+ DC AL2(0) BJFL  
 764+ DC BL2'0100000000000000' D5ORG  
 765+ DC A(1) I0B8D

## 767+\* FOUNDATION EXTENSION

769+ DC BL1'00000000' BFTEK,BFLV,HIARCHY  
 770+ DC AL3(1) E0DAD  
 771+ DC BL1'00000000' RECFM  
 772+ DC AL3(0) EXLST

## 774+\* FOUNDATION BLOCK

776+ DC CLR'DSET2' DDNAME  
 777+ DC BL1'00000010' DFLGS  
 778+ DC BL1'00000000' IFLG  
 779+ DC BL2'110100000001000' MACR

## 781 \* 9.2. IOB AND ECB (READ)

782 \*  
 783 \*  
 784 IOB1 OS OF FORCE ON FULL-WORD BOUNDARY R4/P87  
 785 \* IF  
 786 DC A(EBR1) ADDRESS OF EVENT CONTROL BLOCK(EBR1)  
 787 \* 2F'D'  
 788 DC A(CCR1) ADDRESS OF START OF CHANNEL PROGRAM FOR  
 789 \* READING ON DRUM1  
 790 \* DC A(DCB1) ADDRESS OF DATA CONTROL BLOCK(10CB) FOR  
 791 \* 4F'D' READING ON DRUM1

792 \*  
 793 IOB2 OS IF  
 794 DC A(EBR2) ADDRESS OF EVENT CONTROL BLOCK(EBR2)  
 795 \* 2F'D'  
 796 DC A(CCR2) ADDRESS OF START OF CHANNEL PROGRAM FOR  
 797 \* READING ON DRUM2  
 798 \* DC A(DCB2) ADDRESS OF DATA CONTROL BLOCK(10CB) FOR  
 799 \* 4F'D' READING ON DRUM2

800 \*  
 801 \*  
 802 \* OS OF R4/P88  
 803 EC3R1 DC F'D'  
 804 EC3R2 DC F'D'

## 805 \* 9.3. IOB AND ECB (WRITE)

806 \*  
 807 \*  
 808 IOB1 OS IF  
 809 \* DC A(EBW1) ADDRESS OF EVENT CONTROL BLOCK(EBW1)  
 810 \* 2F'D'  
 811 \* DC A(ACW1) ADDRESS OF START OF CHANNEL PROGRAM FOR  
 812 \* WRITING ON DRUM1  
 813 \* DC A(DCB1) ADDRESS OF DATA CONTROL BLOCK(10CB) FOR  
 814 \* WRITING ON DRUM1  
 815 \* 4F'D'  
 816 IOB2 OS IF  
 817 \* DC A(EBW2) ADDRESS OF EVENT CONTROL BLOCK(EBW2)  
 818 \* 2F'D'  
 819 \* DC A(ACW2) ADDRESS OF START OF CHANNEL PROGRAM FOR  
 820 \* WRITING ON DRUM2  
 821 \* DC A(DCB2) ADDRESS OF DATA CONTROL BLOCK(10CB) FOR  
 822 \* WRITING ON DRUM2

823 \*  
 824 \* OS OF  
 825 \*  
 826 EC3W1 DC F'D'  
 827 EC3W2 DC F'D'

## 828 \* 10. CHANNEL PROGRAMS R3

830 \*  
 831 \*  
 832 \*  
 833 \*  
 834 \* OS  
 835 \* 08  
 836 \* 31  
 837 \* 08  
 838 \* 31  
 839 \*  
 840 \*  
 841 \*  
 842 \*  
 843 \*CCW ARE DOUBLE WORDS  
 844 \* OS 00  
 845 \*  
 846 \*  
 847 \*  
 848 \*  
 849 \*  
 850 \*  
 851 \*  
 852 \*  
 853 \*  
 854 \*  
 855 \*  
 856 \*

857 \*  
 858 \*  
 859 \*  
 860 \*  
 861 \*  
 862 \*  
 863 \*  
 864 \*  
 865 \*  
 866 \*

867 \*  
 868 \*  
 869 \*  
 870 \*  
 871 \*  
 872 \*  
 873 \*  
 874 \*  
 875 \*  
 876 \*

877 \*  
 878 \*  
 879 \*  
 880 \*  
 881 \*  
 882 \*  
 883 \*  
 884 \*  
 885 \*  
 886 \*

887 \*  
 888 \*  
 889 \*  
 890 \*  
 891 \*  
 892 \*  
 893 \*  
 894 \*  
 895 \*  
 896 \*

897 \*  
 898 \*  
 899 \*  
 900 \*  
 901 \*  
 902 \*  
 903 \*  
 904 \*  
 905 \*  
 906 \*

907 \*  
 908 \*  
 909 \*  
 910 \*  
 911 \*  
 912 \*  
 913 \*  
 914 \*  
 915 \*  
 916 \*

917 \*  
 918 \*  
 919 \*  
 920 \*  
 921 \*  
 922 \*  
 923 \*  
 924 \*  
 925 \*  
 926 \*

927 \*  
 928 \*  
 929 \*  
 930 \*  
 931 \*  
 932 \*  
 933 \*  
 934 \*  
 935 \*  
 936 \*

937 \*  
 938 \*  
 939 \*  
 940 \*  
 941 \*  
 942 \*  
 943 \*  
 944 \*  
 945 \*  
 946 \*

947 \*  
 948 \*  
 949 \*  
 950 \*  
 951 \*  
 952 \*  
 953 \*  
 954 \*  
 955 \*  
 956 \*

```

977          CCW  X'08',CCCWW1,X'00',X'00'  TRANSFER IN CHANNEL(1TC)
978 CW1       CCW  X'05',X'000000',X'40',X'000000' WRITE DATA
979 DCCWW1    CCW  X'81',CCHHR1+15,X'40',X'05'  SEARCH ID EQUAL WITH
980 *                                     MULTI-TRACK MODE
981          CCW  X'08',DCCWW1,X'00',X'00'  TRANSFER IN CHANNEL(1TC)
982 DW1       CCW  X'05',X'000000',X'00',X'000000' WRITE DATA
983 *
984 *WRITE TO DRUM2
985 ACCWW2     CCW  X'31',CCHHR2,X'40',X'05'  SEARCH ID EQUAL
986          CCW  X'08',ACCWW2,X'00',X'00'  TRANSFER IN CHANNEL(1TC)
987 AW2        CCW  X'05',X'000000',X'40',X'000000' WRITE DATA
988 BCCWW2     CCW  X'81',CCHHR2+5,X'40',X'05'  SEARCH ID EQUAL WITH
989 *                                     MULTI-TRACK MODE
990          CCW  X'08',BCCWW2,X'00',X'00'  TRANSFER IN CHANNEL(1TC)
991 BW2        CCW  X'05',X'000000',X'40',X'000000' WRITE DATA
992 CCCWW2     CCW  X'81',CCHHR2+10,X'40',X'05'  SEARCH ID EQUAL WITH
993 *                                     MULTI-TRACK MODE
994          CCW  X'08',CCCWW2,X'00',X'00'  TRANSFER IN CHANNEL(1TC)
995 C'2        CCW  X'05',X'000000',X'40',X'000000' WRITE DATA
996 DCCWW2     CCW  X'81',CCHHR2+15,X'40',X'05'  SEARCH ID EQUAL WITH
997 *                                     MULTI-TRACK MODE
998          CCW  X'08',DCCWW2,X'00',X'00'  TRANSFER IN CHANNEL(1TC)
999 DW2        CCW  X'05',X'000000',X'00',X'000000' WRITE DATA
1000 *
1001 *L          10.3  CYLINDER/HEAD/RECORD ADDRESSES
1002 *
1003 *5 WORDS = 4 * 5 BYTES
1004 CCHHR1     DS   5F  AREA CONTAINING CCHHR ADDRESSES ON DRUM1
1005 *          OF THE 4 RECORDS TO BE MOVED, THIS IS
1006 *          REFERENCED BY CCW
1007 CCHHR2     DS   5F  AREA CONTAINING CCHHR ADDRESSES ON DRUM2
1008 *          OF THE 4 RECORDS TO BE MOVED, THIS IS
1009 *          REFERENCED BY CCW
1010          END
1011          =X'400000007F'

```





## APPENDIX VII

### Documentation Conventions

There are many advantages in deliberately making the complex and expensive logic of assembler language programs as intelligible as possible to the reader. The extensive provisions for mnemonics and comments that are available with IBM 360-type assemblers enable this goal to be achieved fairly readily provided that an adequate set of conventions is established at the outset before coding begins. Although the routines SETDRM and TRANSF were written some time ago, they have been brought up to date by extensive re-commenting and it is hoped that a brief discussion of the documentation conventions used here will be helpful in planning future codes. References 16 and 17 provide a detailed discussion of the readability problem with specific recommendations for Fortran and assembler language.

#### (a) Calling Sequence and arguments

It is often difficult to determine the calling sequence of a routine simply by inspection. We recommend that where it is designed to be called from Fortran, the equivalent Fortran SUBROUTINE or FUNCTION statement is included as a comment, with a description explaining the meaning of the arguments.

#### (b) References

The two routines discussed in this report cannot readily be understood in full detail without constant reference to six IBM manuals, and page references are therefore inserted in the code wherever the reader might encounter any difficulty (R6P132 means reference 6, page 132).

#### (c) Sections and subsections

Although many assembler language routines are nowadays freely commented so far as local details are concerned it is often very hard to understand their overall structure. It is therefore recommended that large routines should be divided into decimally numbered sections and subsections with appropriate headings according to the conventions that have already been proposed for Fortran in reference [16]. 'Blank' and 'ruled' lines are used to emphasize this structure. The 'L' in column 2 enables a contents list to be made by selectively printing only these lines.

(d) Definition of identifier

The meaning of each identifier should be carefully explained, and it is convenient to do this by arranging declarations such as DC, DS, EQU in alphanumeric or other suitable order with an appropriate comment on each line. Neat tables defining the storage layout or the meaning of the registers can readily be maintained in this way.

(e) Comments

In addition to the headings and subheadings two other types of comments are employed; those starting in column 30 of a statement line (an advantage over Fortran), and comment lines starting in column 2.

(f) Program commentary

To avoid extensive comments within the body of the code Appendices III and IV provide a commentary which uses the same decimal numbering scheme so that cross-referencing is facilitated.






Fig.1 Explicit Leapfrog Difference Scheme

The physical region is a parallelepiped containing  $NI \times NJ \times NK$  cells. Because of the periodic symmetry the three faces which may be denoted by East, Upper and North do not have to be independently calculated and act as guard planes. An extra set of guard planes is provided outside the West, Lower and South faces. In Fig.1(a) and Fig.1(c) points  $O$  are recalculated at even steps, and points  $X$  are recalculated at odd steps. Points  $O$  and  $X$  are guard points, set by symmetry. Fig.1(b) shows the compass notation which can conveniently be employed for Fortran or hand-coded assembler language, together with the location of the FS and FN planes which are transferred to and from the drums while the calculation of the central plane is in progress.

CLM-R118




Fig.2 Data Organization

For maximum efficiency it is necessary to relate the space mesh to the structure of the direct access storage devices used. In this calculation there are 48 K-planes, half of each plane being stored on Drum 1 and half on Drum 2. Each half-plane lies entirely within a single protection domain or 'cylinder', so that it can be transferred in one operation. During the calculation of plane 0 the two FS half-planes are first transferred from the M-buffer to the drums (Stage 1), and then the M-buffer is refilled with the two FN half-planes (Stage 2). Finally the buffer indices are updated so that the next calculation takes place in the core area previously labelled N.

CLM-R118





Fig.3 IBM 360/91 Computer Configuration used at Garching

Large 2D and 3D calculations were facilitated by having two IBM 2301 drums available as fast 'class C' direct access scratch storage for the problem program. These drums were attached to separate channels so that the data transfer rate could be maximized. User ('class A') and system ('class B') files were held on other devices attached to different channels leaving the problem programmer free to organize his scratch data in whichever way suited the particular calculation best. These large calculations were run outside normal hours and in order to make as much main core storage available as possible (1.5 Mbytes) they were not multiprogrammed with other jobs, making it desirable to develop CPU calculations and I/O transfers as much as possible in order to reduce the machine time required.

CLM-R118






**Fig.4 A Machine Configuration for Large Calculations**

Several requirements must be met in a configuration which is specifically designed for large 3D calculations if the full power of available hardware is to be exploited. This diagram indicates a possible solution. Production runs would be carried out in a special-purpose fast CPU coupled to a large main core store and a scratch backing store C, the total storage requirements being of order  $10^8$  bytes with a transfer speed exceeding  $10^7$  bytes/second. Such runs would often need to be monitored on-line and a historical record preserved on device E for subsequent analysis. Complex calculations might need to be 'steered' from the console or temporarily suspended on device D to allow time for thought. The front-end machine would also handle routine work such as compilations, printing, file editing and short test runs.

CLM-R118



References are to subroutine SETDRM

Fig.5 Control Blocks for Subroutine SETDRM  
This diagram shows the control blocks and macros, explained in ref.[1],  
and the sections of the subroutine in which they are used. CLM-R118




Fig.6 Control Blocks for Subroutine TRANSF

This diagram shows the control blocks, macros and channel program for EXCP, explained in ref.[4], and the sections of the subroutine in which they are used.

CLM-R118







HER MAJESTY'S STATIONERY OFFICE

*Government Bookshops*

49 High Holborn, London WC1V 6HB  
13a Castle Street, Edinburgh EH2 3AR  
109 St Mary Street, Cardiff CF1 1JW  
Brazennose Street, Manchester M60 8AS  
50 Fairfax Street, Bristol BS1 3DE  
258 Broad Street, Birmingham B1 2HE  
80 Chichester Street, Belfast BT1 4JY

*Government publications are also available  
through booksellers*